MOTOROLA Manuals (Industrial)

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications. The MJ16012 and MJW16012 are selected high gain versions of the MJ16010 and MJW16010 for applications where drive current is limited. • Switching Regulators • Fast Turn-Off Times – TC = 100°C • Inverters 50 ns Inductive Fall Time (Typ) • Solenoids 90 ns Inductive Crossover Time (Typ) • Relay Drivers 800 ns Inductive Storage Time (Typ) • Motor Controls • 100�C Performance Specified for: • Deflection Circuits Reverse-Biased SOA with Inductive Loads Switching Times with Inductive Loads Saturation Voltages Leakage Currents

File format: PDF Size:550 KB

File format: PDF Size:0 KB

The MC10E404/100E404 is a 4-bit differential AND/NAND device. The differential operation of the device makes it ideal for pulse shaping applications where duty cycle skew is critical. Special design techniques were incorporated to minimize the skew between the upper and lower level gate inputs. Because a negative 2-input NAND function is equivalent to a 2-input OR function, the differential inputs and outputs of the device also allow for its use as a fully differential 2 input OR/NOR function. The output RISE/FALL times of this device are significantly faster than most other standard ECLinPS devices resulting in an increased bandwidth. The differential inputs have clamp structures which will force the Q output of a gate in an open input condition to go to a LOW state. Thus, inputs of unused gates can be left open and will not affect the operation of the rest of the device. Note that the input clamp will take affect only if both inputs fall 2.5V below VCC.

File format: PDF Size:69 KB

MC10E/100E337 is a 3-bit registered bus transceiver with scan.

File format: PDF Size:119 KB

The MC10E/MC100E336 is an integrated circuit that contains three bus transceivers with both transmit and receive registers.

File format: PDF Size:115 KB

The MC100LVE310 is a low voltage, low skew 2:8 differential ECL fanout buffer designed with clock distribution in mind. The device features fully differential clock paths to minimize both device and system skew. The LVE310 offers two selectable clock inputs to allow for redundant or test clocks to be incorporated into the system clock trees. The MC100E310 is pin compatible to the National 100310 device. The MC100LVE310 works from a –3.3V supply while the MC100E310 provides identical function and performance from a standard –4.5V 100E voltage supply.

File format: PDF Size:80 KB

The MC100LVE310 is a low voltage, low skew 2:8 differential ECL fanout buffer designed with clock distribution in mind. The device features fully differential clock paths to minimize both device and system skew. The LVE310 offers two selectable clock inputs to allow for redundant or test clocks to be incorporated into the system clock trees. The MC100E310 is pin compatible to the National 100310 device. The MC100LVE310 works from a –3.3V supply while the MC100E310 provides identical function and performance from a standard –4.5V 100E voltage supply.

File format: PDF Size:132 KB

The MC10E/100E256 is a 3-bit 4:1 multiplexer with transparent latches and differential outputs. When the Latch Enable (LEN) is LOW, the latch is transparent, and output data is controlled by the multiplexer select controls. A logic HIGH on LEN latches the outputs. The Master Reset (MR) overrides all other controls to set the Q outputs LOW.

File format: PDF Size:70 KB

This data sheet provides data for the MC10E/100E256, including pin definitions, function table and logic diagram.

File format: PDF Size:70 KB

File format: PDF Size:0 KB

The MC10E/100E241 is an 8-bit shiftable register. Unlike a standard universal shift register such as the E141, the E241 features internal data feedback organized so that the SHIFT control overrides the HOLD/LOAD control. This enables the normal operations of HOLD and LOAD to be toggled with a single control line without the need for external gating. It also enables switching to scan mode with the single SHIFT control line. The eight inputs D0-D7 accept parallel input data, while S-IN accepts serial input data when in shift mode. Data is accepted a setup time before the positive-going edge of CLK; shifting is also accomplished on the positive clock edge. A HIGH on the Master Reset pin (MR) asynchronously resets all the registers to zero.

File format: PDF Size:69 KB

File format: PDF Size:0 KB

MC10E/100E212 is a scannable registered ECL driver typically used as a fan-out memory address driver for ECL cache driving. It features a maximum clock-to-output delay, dual differential outputs, master reset, and scan output.

File format: PDF Size:70 KB

The MC10E/100E212 is a scannable registered ECL driver typically used as a fan-out memory address driver for ECL cache driving. In a VLSI array based CPU design, use of the E212 allows the user to conserve array output cell functionality and also output pins. The input shift register is designed with control logic which greatly facilitates its use in boundary scan applications.

File format: PDF Size:70 KB

MC10E/100E211 is a low skew 1:6 fanout device designed explicitly for low skew clock distribution applications. The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal (PECL is an acronym for Positive ECL, PECL levels are ECL levels referenced to +5V rather than ground). If a single-ended input is to be used the VBB pin should be connected to the CLK input and bypassed to ground via a 0.01µF capacitor. The VBB supply is designed to act as the switching reference for the input of the E211 under single-ended input conditions, as a result this pin can only source/sink up to 0.5mA of current.

File format: PDF Size:78 KB

The MC10E/100E211 is a low skew 1:6 fanout device designed explicitly for low skew clock distribution applications. The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal (PECL is an acronym for Positive ECL, PECL levels are ECL levels referenced to +5V rather than ground). If a single-ended input is to be used the VBB pin should be connected to the CLK input and bypassed to ground via a 0.01µF capacitor. The VBB supply is designed to act as the switching reference for the input of the E211 under single-ended input conditions, as a result this pin can only source/sink up to 0.5mA of current.

File format: PDF Size:78 KB

The MC100LVE210 is a low voltage, low skew dual differential ECL fanout buffer designed with clock distribution in mind. The device features two fanout buffers, a 1:4 and a 1:5 buffer, on a single chip. The device features fully differential clock paths to minimize both device and system skew. The dual buffer allows for the fanout of two signals through a single chip, thus reducing the skew between the two fundamental signals from a part–to–part skew down to an output–to–output skew. This capability reduces the skew by a factor of 4 as compared to using two LVE111’s to accomplish the same task. The MC100LVE210 works from a –3.3V supply while the MC100E210 provides identical function and performance from a standard –4.5V 100E voltage supply.

File format: PDF Size:80 KB

File format: PDF Size:0 KB

The MC10EL/100EL04 is a 2-input AND/NAND gate with higher performance capabilities. With propagation delays and output transition times significantly faster than the E104 the EL04 is ideally suited for those applications which require the ultimate in AC performance.

File format: PDF Size:52 KB

The MC10EL/100EL01 is a 4-input OR/NOR gate. The device is functionally equivalent to the E101 device with higher performance capabilities. With propagation delays and output transition times significantly faster than the E101 the EL01 is ideally suited for those applications which require the ultimate in AC performance.

File format: PDF Size:51 KB