

# TUSB3410, TUSB3410I USB to Serial Port Controller

# *Data Manual*

*January 2010 Connectivity Interface Solutions*

**SLLS519H**

# **Contents**



#### *Section Page*











# **List of Illustrations**



# **List of Tables**



# **1 Introduction**

#### **1.1 Controller Description**

The TUSB3410 provides bridging between a USB port and an enhanced UART serial port. The TUSB3410 contains all the necessary logic to communicate with the host computer using the USB bus. It contains an 8052 microcontroller unit (MCU) with 16K bytes of RAM that can be loaded from the host or from the external on-board memory via an I<sup>2</sup>C bus. It also contains 10K bytes of ROM that allow the MCU to configure the USB port at boot time. The ROM code also contains an I<sup>2</sup>C boot loader. All device functions, such as the USB command decoding, UART setup, and error reporting, are managed by the internal MCU firmware under the auspices of the PC host.

The TUSB3410 can be used to build an interface between a legacy serial peripheral device and a PC with USB ports, such as a legacy-free PC. Once configured, data flows from the host to the TUSB3410 via USB OUT commands and then out from the TUSB3410 on the SOUT line. Conversely, data flows into the TUSB3410 on the SIN line and then into the host via USB IN commands.

![](_page_7_Figure_5.jpeg)

**Figure 1−1. Data Flow**

![](_page_8_Figure_1.jpeg)

**Figure 1−2. USB-to-Serial (Single Channel) Controller Block Diagram**

# **1.2 Ordering Information**

![](_page_9_Picture_187.jpeg)

# **1.3 Revision History**

![](_page_9_Picture_188.jpeg)

*Introduction*

![](_page_10_Picture_2.jpeg)

# **2 Main Features**

#### **2.1 USB Features**

- Fully compliant with USB 2.0 full speed specifications: TID #40340262
- Supports 12-Mbps USB data rate (full speed)
- Supports USB suspend, resume, and remote wakeup operations
- Supports two power source modes:
	- − Bus-powered mode
	- − Self-powered mode
- Can support a total of three input and three output (interrupt, bulk) endpoints

#### **2.2 General Features**

- Integrated 8052 microcontroller with
	- − 256 × 8 RAM for internal data
	- − 10K × 8 ROM (with USB and I2C boot loader)
	- − 16K × 8 RAM for code space loadable from host or I<sup>2</sup>C port
	- 2K × 8 shared RAM used for data buffers and endpoint descriptor blocks (EDB)
	- Four GPIO terminals from 8052 port 3
	- − Master I2C controller for EEPROM device access
	- − MCU operates at 24 MHz providing 2 MIPS operation
	- − 128-ms watchdog timer
- Built-in two-channel DMA controller for USB/UART bulk I/O
- Operates from a 12-MHz crystal
- Supports USB suspend and resume
- Supports remote wake-up
- Available in 32-terminal LQFP
- 3.3-V operation with 1.8-V core operating voltage provided by on-chip 1.8-V voltage regulator

## **2.3 Enhanced UART Features**

- Software/hardware flow control:
	- − Programmable Xon/Xoff characters
	- − Programmable Auto-RTS/DTR and Auto-CTS/DSR
- Automatic RS-485 bus transceiver control, with and without echo
- Selectable IrDA mode for up to 115.2 kbps transfer
- Software selectable baud rate from 50 to 921.6 k baud
- Programmable serial-interface characteristics
	- − 5-, 6-, 7-, or 8-bit characters
	- Even, odd, or no parity-bit generation and detection
	- − 1-, 1.5-, or 2-stop bit generation

![](_page_11_Picture_38.jpeg)

- Line break generation and detection
- Internal test and loop-back capabilities
- Modem-control functions (CTS, RTS, DSR, DTR, RI, and DCD)
- Internal diagnostics capability
	- Loopback control for communications link-fault isolation
	- Break, parity, overrun, framing-error simulation

#### **2.4 Terminal Assignment**

![](_page_12_Figure_8.jpeg)

![](_page_12_Picture_10.jpeg)

#### **Table 2−1. Terminal Functions**

![](_page_13_Picture_365.jpeg)

NOTES: 1. 3-state CMOS output (±4-mA drive/sink)

2. 3-state CMOS output (±8-mA drive/sink)

3. 3-state CMOS output (±12-mA drive/sink)

4. TTL-compatible, hysteresis input

5. TTL-compatible, hysteresis input, with internal 100-μA active pullup resistor

6. TTL-compatible input without hysteresis, with internal 100-μA active pullup resistor

7. Normal or IR mode: 3-state CMOS output (±4-mA drive/sink)

8. The MCU treats the outputs as open drain types in that the output can be driven low continuously, but a high output is driven for two clock cycles and then the output is high impedance.

*Main Features*

![](_page_14_Picture_2.jpeg)

# **3 Detailed Controller Description**

# **3.1 Operating Modes**

The TUSB3410 controls its USB interface in response to USB commands, and this action is independent of the serial port mode selected. On the other hand, the serial port can be configured in three different modes.

As with any interface device, data movement is the main function of the TUSB3410, but typically the initial configuration and error handling consume most of the support code. The following sections describe the various modes the device can be used in and the means of configuring the device.

#### **3.2 USB Interface Configuration**

The TUSB3410 contains onboard ROM microcode, which enables the MCU to enumerate the device as a USB peripheral. The ROM microcode can also load application code into internal RAM from either external memory via the I2C bus or from the host via the USB.

#### *3.2.1 External Memory Case*

After reset, the TUSB3410 is disconnected from the USB. Bit 7 (CONT) in the USBCTL register (see Section [5.4\)](#page-33-0) is cleared. The TUSB3410 checks the <sup>12</sup>C port for the existence of valid code; if it finds valid code, then it uploads the code from the external memory device into the RAM program space. Once loaded, the TUSB3410 connects to the USB by setting the CONT bit and enumeration and configuration are performed. This is the most likely use of the device.

#### *3.2.2 Host Download Case*

If the valid code is not found at the  $I<sup>2</sup>C$  port, then the TUSB3410 connects to the USB by setting bit 7 (CONT) in the USBCTL register (see Section [5.4](#page-33-0)), and then an enumeration and default configuration are performed. The host can download additional microcode into RAM to tailor the application. Then, the MCU causes a disconnect and reconnect by clearing and setting the CONT bit, which causes the TUSB3410 to be re-enumerated with a new configuration.

#### **3.3 USB Data Movement**

From the USB perspective, the TUSB3410 looks like a USB peripheral device. It uses endpoint 0 as its control endpoint, as do all USB peripherals. It also configures up to three input and three output endpoints, although most applications use one bulk input endpoint for data in, one bulk output endpoint for data out, and one interrupt endpoint for status updates. The USB configuration likely remains the same regardless of the serial port configuration.

Most data is moved from the USB side to the UART side and from the UART side to the USB side using on-chip DMA transfers. Some special cases may use programmed I/O under control of the MCU.

#### **3.4 Serial Port Setup**

The serial port requires a few control registers to be written to configure its operation. This configuration likely remains the same regardless of the data mode used. These registers include the line control register that controls the serial word format and the divisor registers that control the baud rate.

These registers are usually controlled by the host application.

## **3.5 Serial Port Data Modes**

The serial port can be configured in three different, although similar, data modes: the RS-232 data mode, the RS-485 data mode, and the IrDA data mode. Similar to the USB mode, once configured for a specific application, it is unlikely that the mode would be changed. The different modes affect the timing of the serial input and output or the use of the control signals. However, the basic serial-to-parallel conversion of the receiver and parallel-to-serial conversion of the transmitter remain the same in all modes. Some features are available in all modes, but are only applicable in certain modes. For instance, software flow control via Xoff/Xon characters can be used in all modes, but would usually only be used in RS-232 or IrDA mode because the RS-485 mode is half-duplex communication. Similarly, hardware flow control via RTS/CTS (or DTR/DSR) handshaking is available in RS-232 or IrDA mode. However, this would probably be used only in RS-232 mode, since in IrDA mode only the SIN and SOUT paths are optically coupled.

![](_page_15_Picture_20.jpeg)

#### *3.5.1 RS-232 Data Mode*

The default mode is called the RS-232 mode and is typically used for full duplex communication on SOUT and SIN. In this mode, the modem control outputs (RTS and DTR) communicate to a modem or are general outputs. The modem control inputs (CTS, DSR, DCD, and RI/CP) communicate to a modem or are general inputs. Alternatively, RTS and CTS (or DTR and DSR) can throttle the data flow on SOUT and SIN to prevent receive FIFO overruns. Finally, software flow control via Xoff/Xon characters can be used for the same purpose.

This mode represents the most general-purpose applications, and the other modes are subsets of this mode.

#### *3.5.2 RS-485 Data Mode*

The RS-485 mode is very similar to the RS-232 mode in that the SOUT and SIN formats remain the same. Since RS-485 is a bus architecture, it is inherently a single duplex communication system. The TUSB3410 in RS-485 mode controls the RTS and DTR signals such that either can enable an RS-485 driver or RS-485 receiver. When in RS-485 mode, the enable signals for transmitting are automatically asserted whenever the DMA is set up for outbound data. The receiver can be left enabled while the driver is enabled to allow an echo if desired, but when receive data is expected, the driver must be disabled. Note that this precludes use of hardware flow control, since this is a half-duplex operation, it would not be effective. Software flow control is supported, but may be of limited value.

The RS-485 mode is enabled by setting bit 7 (485E) in the FCRL register (see Section [7.1.4](#page-47-0)), and bit 1 (RCVE) in the MCR register (see Section [7.1.6\)](#page-49-0) allows the receiver to eavesdrop while in the RS-485 mode.

#### *3.5.3 IrDA Data Mode*

The IrDA mode encodes SOUT and decodes SIN in the manner prescribed by the IrDA standard, up to 115.2 kbps. Connection to an external IrDA transceiver is required. Communications is usually full duplex. Generally, in an IrDA system, only the SOUT and SIN paths are connected so hardware flow control is usually not an option. Software flow control is supported.

The IrDA mode is enabled by setting bit 6 (IREN) in the USBCTL register (see Section [5.4](#page-33-0)).

The IR encoder and decoder circuitry work with the UART to change the serial bit stream into a series of pulses and back again. For every zero bit in the outbound serial stream, the encoder sends a low-to-high-to-low pulse with the duration of 3/16 of a bit frame at the middle of the bit time. For every one bit in the serial stream, the output remains low for the entire bit time.

The decoding process consists of receiving the signal from the IrDA receiver and converting it into a series of zeroes and ones. As the converse to the encoder, the decoder converts a pulse to a zero bit and the lack of a pulse to a one bit.

![](_page_17_Figure_1.jpeg)

**Figure 3−1. RS-232 and IR Mode Select**

![](_page_18_Figure_1.jpeg)

**Figure 3−2. USB-to-Serial Implementation (RS-232)**

![](_page_18_Figure_3.jpeg)

![](_page_18_Figure_4.jpeg)

# **4 MCU Memory Map**

Figure 4−1 illustrates the MCU memory map under boot and normal operation.

#### **NOTE:**

The internal 256 bytes of RAM are not shown, since they are assumed to be in the standard 8052 location (0000h to 00FFh). The shaded areas represent the internal ROM/RAM.

#### • **When bit 0 (SDW) of the ROMS register is 0 (boot mode)**

The 10K ROM is mapped to address (0x0000−0x27FF) and is duplicated in location (0x8000−0xA7FF) in code space. The internal 16K RAM is mapped to address range (0x0000−0x3FFF) in data space. Buffers, MMR, and I/O are mapped to address range (0xF800−0xFFFF) in data space.

#### • **When bit 0 (SDW) is 1 (normal mode)**

The 10K ROM is mapped to (0x8000−0xA7FF) in code space. The internal 16K RAM is mapped to address range (0x0000−0x3FFF) in code space. Buffers, MMR, and I/O are mapped to address range (0xF800−0xFFFF) in data space.

![](_page_19_Picture_146.jpeg)

#### **Figure 4−1. MCU Memory Map**

![](_page_19_Picture_12.jpeg)

## **4.1 Miscellaneous Registers**

#### *4.1.1 ROMS: ROM Shadow Configuration Register (Addr:FF90h)*

This register is used by the MCU to switch from boot mode to normal operation mode (boot mode is set on power-on reset only). In addition, this register provides the device revision number and the ROM/RAM configuration.

![](_page_20_Picture_318.jpeg)

![](_page_20_Picture_319.jpeg)

![](_page_20_Picture_320.jpeg)

#### **Table 4−1. ROM/RAM Size Definition Table**

† This is the hardwired setting.

#### *4.1.2 Boot Operation (MCU Firmware Loading)*

Since the code space is in RAM (with the exception of the boot ROM), the TUSB3410 firmware must be loaded from an external source. Two sources are available for booting: one from an external serial EEPROM connected to the I2C bus and the other from the host via the USB. On device reset, bit 0 (SDW) in the ROMS register (see Section 4.1.1) and bit 7 (CONT) in the USBCTL register (see Section [5.4](#page-33-0)) are cleared. This configures the memory space to boot mode (see [Table 4−3\)](#page-22-0) and keeps the device disconnected from the host. The first instruction is fetched from location 0000h (which is in the 10K ROM). The 16K RAM is mapped to XDATA space (location 0000h). The MCU executes a read from an external EEPROM and tests whether it contains the code (by testing for boot signature). If it contains the code, then the MCU reads from EEPROM

![](_page_20_Picture_12.jpeg)

and writes to the 16K RAM in XDATA space. If it does not contain the code, then the MCU proceeds to boot from the USB.

Once the code is loaded, the MCU sets the SDW bit to 1 in the ROMS register. This switches the memory map to normal mode; that is, the 16K RAM is mapped to code space, and the MCU starts executing from location 0000h. Once the switch is done, the MCU sets the CONT bit to 1 in the USBCTL register. This connects the device to the USB and results in normal USB device enumeration.

#### *4.1.3 WDCSR: Watchdog Timer, Control, and Status Register (Addr:FF93h)*

A watchdog timer (WDT) with 1-ms clock is provided. If this register is not accessed for a period of 128 ms, then the WDT counter resets the MCU (see [Figure 5−1](#page-37-0)). The watchdog timer is enabled by default and can be disabled by writing a pattern of 101010b into the WDD[5:0] bits. The 1-ms clock for the watchdog timer is generated from the SOF pulses. Therefore, in order for the watchdog timer to count, bit 7 (CONT) in the USBCTL register (see Section [5.4](#page-33-0)) must be set.

![](_page_21_Picture_268.jpeg)

![](_page_21_Picture_269.jpeg)

#### **4.2 Buffers + I/O RAM Map**

The address range from F800h to FFFFh (2K bytes) is reserved for data buffers, setup packet, endpoint descriptors block (EDB), and all I/O. There are 128 locations reserved for memory-mapped registers (MMR). Table 4−2 represents the XDATA space allocation and access restriction for the DMA, USB buffer manager (UBM), and MCU.

<b>DESCRIPTION</b>	<b>ADDRESS RANGE</b>	<b>UBM ACCESS</b>	<b>DMA ACCESS</b>	<b>MCU ACCESS</b>
Internal MMRs (Memory-Mapped Registers)	FFFFh-FF80h	No (Only EDB-0)	No (only data register and EDB-0)	
<b>FDB</b> (Endpoint Descriptors Block)	FF7Fh-FF08h	Only for EDB update	Only for EDB update	Yes
Setup Packet	FF07h-FF00h	Yes No		Yes
Input Endpoint-0 Buffer	FEFFh-FEF8h	Yes	Yes	Yes
Output Endpoint-0 Buffer	FEF7h-FEF0h Yes		Yes	Yes
Data Buffers	FEEFh-F800h	Yes	Yes	Yes

**Table 4−2. XDATA Space**

![](_page_22_Picture_297.jpeg)

#### <span id="page-22-0"></span>**Table 4−3. Memory-Mapped Registers Summary (XDATA Range = FF80h** → **FFFFh)**

#### <span id="page-23-0"></span>**Table 4−3. Memory-Mapped Registers Summary (XDATA Range = FF80h** → **FFFFh) (Continued)**

![](_page_23_Picture_317.jpeg)

![](_page_23_Picture_318.jpeg)

#### **Table 4−4. EDB Memory Locations**

![](_page_23_Picture_6.jpeg)

<b>ADDRESS</b>	<b>REGISTER</b>	<b>DESCRIPTION</b>
FF1Ah	OEPBCTX 3	Output endpoint_3: X-byte count
FF <sub>19h</sub>	OEPBBAX_3	Output endpoint_3: X-buffer base address
FF18h	OEPCNF_3	Output endpoint_3: Configuration
FF17h	OEPSIZXY 2	Output endpoint_2: X-Y buffer size
FF <sub>16</sub> h	OEPBCTY 2	Output endpoint_2: Y-byte count
FF <sub>15h</sub>	OEPBBAY 2	Output endpoint_2: Y-buffer base address
FF14h-FF13h		Reserved
FF <sub>12h</sub>	OEPBCTX 2	Output endpoint_2: X-byte count
FF <sub>11</sub> h	OEPBBAX 2	Output endpoint_2: X-buffer base address
FF <sub>10h</sub>	OEPCNF_2	Output endpoint_2: Configuration
<b>FF0Fh</b>	OEPSIZXY_1	Output endpoint_1: X-Y buffer size
<b>FF0Eh</b>	OEPBCTY 1	Output endpoint_1: Y-byte count
<b>FF0Dh</b>	OEPBBAY_1	Output endpoint_1: Y-buffer base address
FF0Ch-FF0Bh		Reserved
<b>FF0Ah</b>	OEPBCTX_1	Output endpoint_1: X-byte count
FF09h	OEPBBAX_1	Output endpoint_1: X-buffer base address
FF08h	OEPCNF_1	Output endpoint_1: Configuration
FF07h		
$\uparrow$	(8 bytes)	Setup packet block
FF00h		
FEFFh		
↑	(8 bytes)	Input endpoint_0 buffer
FEF8h		
FEF7h		
$\uparrow$	(8 bytes)	Output endpoint_0 buffer
<b>FEF0h</b>		
<b>FEEFh</b>	<b>TOPBUFF</b>	Top of buffer space
$\uparrow$		Buffer space
F800h	<b>STABUFF</b>	Start of buffer space

**[Table 4−4](#page-23-0). EDB Memory Locations (Continued)**

## **4.3 Endpoint Descriptor Block (EDB−1 to EDB−3)**

Data transfers between the USB, the MCU, and external devices that are defined by an endpoint descriptor block (EDB). Three input and three output EDBs are provided. With the exception of EDB-0 (I/O endpoint-0), all EDBs are located in SRAM as per [Table 4−3](#page-22-0). Each EDB contains information describing the X- and Y-buffers. In addition, each EDB provides general status information.

[Table 4−5](#page-25-0) describes the EDB entries for EDB−1 to EDB−3. EDB−0 registers are described in [Table 4−6](#page-25-0).

![](_page_25_Picture_314.jpeg)

#### <span id="page-25-0"></span>**Table 4−5. Endpoint Registers and Offsets in RAM (n = 1 to 3)**

#### **Table 4−6. Endpoint Registers Base Addresses**

![](_page_25_Picture_315.jpeg)

#### *4.3.1 OEPCNF\_n: Output Endpoint Configuration (n = 1 to 3) (Base Addr: FF08h, FF10h, FF18h)*

![](_page_25_Picture_316.jpeg)

# *4.3.2 OEPBBAX\_n: Output Endpoint X-Buffer Base Address (n = 1 to 3) (Offset 1)*

![](_page_25_Picture_317.jpeg)

![](_page_25_Picture_10.jpeg)

# *4.3.3 OEPBCTX\_n: Output Endpoint X Byte Count (n = 1 to 3) (Offset 2)*

![](_page_26_Picture_242.jpeg)

# *4.3.4 OEPBBAY\_n: Output Endpoint Y-Buffer Base Address (n = 1 to 3) (Offset 5)*

![](_page_26_Picture_243.jpeg)

# *4.3.5 OEPBCTY\_n: Output Endpoint Y-Byte Count (n = 1 to 3) (Offset 6)*

![](_page_26_Picture_244.jpeg)

![](_page_26_Picture_245.jpeg)

*4.3.6 OEPSIZXY\_n: Output Endpoint X-/Y-Buffer Size (n = 1 to 3) (Offset 7)*

7		6	5 4 3 $\mathbf{2}$ 0					
<b>RSV</b>		S <sub>6</sub>	S <sub>5</sub> S4 S <sub>3</sub> S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>					
R/W		R/W	R/W R/W R/W R/W				R/W	R/W
<b>BIT</b>	<b>NAME</b>	<b>RESET</b>	<b>FUNCTION</b>					
$6 - 0$	S[6:0]	X	X- and Y-buffer size: 0000.0000 $b$ Size = 0 0000.0001b $Size = 1$ byte 0011.1111 $b$ Size = 63 bytes 0100.0000 $b$ Size = 64 bytes Any value $\geq$ 100.0001b may result in unpredictable results.					
	<b>RSV</b>	x	$Reserved = 0$					

#### *4.3.7 IEPCNF\_n: Input Endpoint Configuration (n = 1 to 3) (Base Addr: FF48h, FF50h, FF58h)*

![](_page_27_Picture_281.jpeg)

![](_page_27_Picture_282.jpeg)

# *4.3.8 IEPBBAX\_n: Input Endpoint X-Buffer Base Address (n = 1 to 3) (Offset 1)*

![](_page_27_Picture_283.jpeg)

![](_page_27_Picture_284.jpeg)

![](_page_27_Picture_10.jpeg)

# *4.3.9 IEPBCTX\_n: Input Endpoint X-Byte Count (n = 1 to 3) (Offset 2)*

![](_page_28_Picture_242.jpeg)

## *4.3.10 IEPBBAY\_n: Input Endpoint Y-Buffer Base Address (n = 1 to 3) (Offset 5)*

![](_page_28_Picture_243.jpeg)

# *4.3.11 IEPBCTY\_n: Input Endpoint Y-Byte Count (n = 1 to 3) (Offset 6)*

![](_page_28_Picture_244.jpeg)

![](_page_28_Picture_245.jpeg)

*4.3.12 IEPSIZXY\_n: Input Endpoint X-/Y-Buffer Size (n = 1 to 3) (Offset 7)*

7		6	5 3 $\mathbf{2}$ 4 0						
<b>RSV</b>		S6	S4 S <sub>1</sub> S5 S3 S <sub>2</sub>					S <sub>0</sub>	
R/W		R/W	R/W R/W R/W			R/W	R/W	R/W	
<b>BIT</b>	<b>NAME</b>	<b>RESET</b>		<b>FUNCTION</b>					
$6 - 0$	S[6:0]	X		X- and Y-buffer size: 0000.0000 $b$ Size = 0 0000.0001b $Size = 1$ byte 0011.1111 $b$ Size = 63 bytes 0100.0000 $b$ Size = 64 bytes Any value $\geq$ 100.0001b may result in unpredictable results.					
	<b>RSV</b>	X	$Reserved = 0$						

#### **4.4 Endpoint-0 Descriptor Registers**

Unlike registers EDB-1 to EDB-3, which are defined as memory entries in SRAM, endpoint-0 is described by a set of four registers (two for output and two for input). The registers and their respective addresses, used for EDB-0 description, are defined in Table 4−7. EDB-0 has no buffer base-address register, since these addresses are hardwired to FEF8h and FEF0h. Note that the bit positions have been preserved to provide consistency with EDB-n  $(n = 1 to 3)$ .

![](_page_29_Picture_291.jpeg)

![](_page_29_Picture_292.jpeg)

## *4.4.1 IEPCNFG\_0: Input Endpoint-0 Configuration Register (Addr:FF80h)*

![](_page_29_Picture_293.jpeg)

![](_page_29_Picture_294.jpeg)

![](_page_29_Picture_11.jpeg)

# *4.4.2 IEPBCNT\_0: Input Endpoint-0 Byte Count Register (Addr:FF81h)*

![](_page_30_Picture_316.jpeg)

![](_page_30_Picture_317.jpeg)

# *4.4.3 OEPCNFG\_0: Output Endpoint-0 Configuration Register (Addr:FF82h)*

![](_page_30_Picture_318.jpeg)

![](_page_30_Picture_319.jpeg)

## *4.4.4 OEPBCNT\_0: Output Endpoint-0 Byte Count Register (Addr:FF83h)*

![](_page_30_Picture_320.jpeg)

![](_page_30_Picture_321.jpeg)

![](_page_30_Picture_11.jpeg)

# **5 USB Registers**

# **5.1 FUNADR: Function Address Register (Addr:FFFFh)**

This register contains the device function address.

![](_page_31_Picture_292.jpeg)

# **5.2 USBSTA: USB Status Register (Addr:FFFEh)**

All bits in this register are set by the hardware and are cleared by the MCU when writing a 1 to the proper bit location (writing a 0 has no effect). In addition, each bit can generate an interrupt if its corresponding mask bit is set (R/C notation indicates read and clear only by the MCU).

![](_page_31_Picture_293.jpeg)

![](_page_31_Picture_294.jpeg)

![](_page_31_Picture_10.jpeg)

# **5.3 USBMSK: USB Interrupt Mask Register (Addr:FFFDh)**

![](_page_32_Picture_206.jpeg)

# <span id="page-33-0"></span>**5.4 USBCTL: USB Control Register (Addr:FFFCh)**

Unlike the rest of the registers, this register is cleared by the power-up reset signal only. The USB reset cannot reset this register (see [Figure 5−1](#page-37-0)).

![](_page_33_Picture_344.jpeg)

# **5.5 MODECNFG: Mode Configuration Register (Addr:FFFBh)**

This register is cleared by the power-up reset signal only. The USB reset cannot reset this register.

![](_page_33_Picture_345.jpeg)

![](_page_33_Picture_8.jpeg)

#### <span id="page-34-0"></span>**Clock Output Control**

Bit 2 (CLKOUTEN) in the MODECNFG register enables or disables the clock output at the CLKOUT terminal of the TUSB3410. The power up default of CLKOUT is disabled. Firmware can write a 1 to enable the clock output if needed.

Bit 3 (CLKSLCT) in the MODECNFG register selects the output clock source from either a fixed 3.556-MHz free-running clock or the UART BaudOut clock.

#### **5.6 Vendor ID/Product ID**

USB−IF and Microsoft WHQL certification requires that end equipment makers use their own unique vendor ID and product ID for each product (model). OEMs cannot use silicon vendor's (for instance, TI's default) VID/PID in their end products. A unique VID/PID combination will avoid potential driver conflicts and enable logo certification. See **www.usb.org** for more information.

#### **5.7 SERNUM7: Device Serial Number Register (Byte 7) (Addr:FFEFh)**

Each TUSB3410 device has a unique 64-bit serial die id number, which is generated during manufacturing. The die id is incremented sequentially, however there is no assurance that numbers will not be skipped. The device serial number registers mirror this unique 64-bit serial die id value.

After power-up reset, this read-only register (SERNUM7) contains the most significant byte (byte 7) of the complete 64-bit device serial number. This register cannot be reset.

![](_page_34_Picture_164.jpeg)

Procedure to load device serial number value in shared RAM:

- After power-up reset, the boot code copies the predefined USB descriptors to shared RAM. As a result, the default serial number hard-coded in the boot code (0x00 hex) is copied to the shared RAM data space.
- The boot code checks to see if an EEPROM is present on the I<sup>2</sup>C port. If an EEPROM is present and contains a valid device serial number as part of the USB device descriptor information stored in EEPROM, then the boot code overwrites the serial number value stored in shared RAM with the one found in EEPROM. Otherwise, the device serial number value stored in shared RAM remains unchanged. If firmware is stored in the EEPROM, then it is executed. This firmware can read the SERNUM7 through SERNUM0 registers and overwrite the serial number stored in RAM or store a custom number in RAM.
- In summary, the serial number value in external EEPROM has the highest priority to be loaded into shared RAM data space. The serial number value stored in shared RAM is used as part of the valid device descriptor information during normal operation.

#### **5.8 SERNUM6: Device Serial Number Register (Byte 6) (Addr:FFEEh)**

The device serial number registers mirror the unique 64-bit die id value.

After power-up reset, this read-only register (SERNUM6) contains byte 6 of the complete 64-bit device serial number. This register cannot be reset.

![](_page_35_Picture_264.jpeg)

NOTE: See the procedure described in the SERNUM7 register (see Section [5.7\)](#page-34-0) to load the device serial number into shared RAM.

#### **5.9 SERNUM5: Device Serial Number Register (Byte 5) (Addr:FFEDh)**

The device serial number registers mirror the unique 64-bit die id value.

After power-up reset, this read-only register (SERNUM5) contains byte 5 of the complete 64-bit device serial number. This register cannot be reset.

![](_page_35_Picture_265.jpeg)

NOTE: See the procedure described in the SERNUM7 register (see Section [5.7\)](#page-34-0) to load the device serial number into shared RAM.

## **5.10 SERNUM4: Device Serial Number Register (Byte 4) (Addr:FFECh)**

The device serial number registers mirror the unique 64-bit die id value.

After power-up reset, this read-only register (SERNUM4) contains byte 4 of the complete 64-bit device serial number. This register cannot be reset.

![](_page_35_Picture_266.jpeg)

NOTE: See the procedure described in the SERNUM7 register (see Section [5.7\)](#page-34-0) to load the device serial number into shared RAM.

## **5.11 SERNUM3: Device Serial Number Register (Byte 3) (Addr:FFEBh)**

The device serial number registers mirror the unique 64-bit die id value.

After power-up reset, this read-only register (SERNUM3) contains byte 3 of the complete 64-bit device serial number. This register cannot be reset.

![](_page_35_Picture_267.jpeg)

![](_page_35_Picture_21.jpeg)
## **5.12 SERNUM2: Device Serial Number Register (Byte 2) (Addr:FFEAh)**

The device serial number registers mirror the unique 64-bit die id value.

After power-up reset, this read-only register (SERNUM2) contains byte 2 of the complete 64-bit device serial number. This register cannot be reset.



NOTE: See the procedure described in the SERNUM7 register (see Section [5.7](#page-34-0)) to load the device serial number into shared RAM.

### **5.13 SERNUM1: Device Serial Number Register (Byte 1) (Addr:FFE9h)**

The device serial number registers mirror the unique 64-bit die id value.

After power-up reset, this read-only register (SERNUM1) contains byte 1 of the complete 64-bit device serial number. This register cannot be reset.



NOTE: See the procedure described in the SERNUM7 register (see Section [5.7](#page-34-0)) to load the device serial number into shared RAM.

# **5.14 SERNUM0: Device Serial Number Register (Byte 0) (Addr:FFE8h)**

The device serial number registers mirror the unique 64-bit die id value.

After power-up reset, this read-only register (SERNUM0) contains byte 0 of the complete 64-bit device serial number. This register cannot be reset.



NOTE: See the procedure described in the SERNUM7 register (see Section [5.7](#page-34-0)) to load the device serial number into shared RAM.

### **5.15 Function Reset And Power-Up Reset Interconnect**

Figure 5–1 represents the logical connection of the USB-function reset (USBR) signal and the power-up reset (RESET) terminal. The internal RESET signal is generated from the RESET terminal (PURS signal) or from the USB reset (USBR signal). The USBR can be enabled or disabled by bit 4 (FRSTE) in the USBCTL register (see Section [5.4](#page-33-0)) (on power up, FRSTE = 0). The internal  $\overline{\text{REST}}$  is used to reset all registers and logic, with the exception of the USBCTL and MODECNFG registers which are cleared by the PURS signal only.



**Figure 5−1. Reset Diagram**

#### **5.16 Pullup Resistor Connect/Disconnect**

The TUSB3410 enumeration can be activated by the MCU (there is no need to disconnect the cable physically). Figure 5−2 represents the implementation of the TUSB3410 connect and disconnect from a USB up-stream port. When bit 7 (CONT) is 1 in the USBCTL register (see Section [5.4](#page-33-0)), the CMOS driver sources VDD to the pullup resistor (PUR terminal) presenting a normal connect condition to the USB host. When CONT is 0, the PUR terminal is driven low. In this state, the 1.5-kΩ resistor is connected to GND, resulting in the device disconnection state. The PUR driver is a CMOS driver that can provide (VDD – 0.1 V) minimum at 8-mA source current.



**Figure 5−2. Pullup Resistor Connect/Disconnect Circuit**

*USB Registers*



# **6 DMA Controller**

Table 6−1 outlines the DMA channels and their associated transfer directions. Two channels are provided for data transfer between the host and the UART.

<b>DMA CHANNEL</b>	<b>TRANSFER DIRECTION</b>	<b>COMMENTS</b>
DMA-1	Host to UART	DMA writes to UART TDR register
DMA-3	UART to host	DMA reads from UART RDR register

**Table 6−1. DMA Controller Registers**

#### **6.1 DMA Controller Registers**

Each DMA channel can point to one of three EDBs (EDB-1 to EDB-3) and transfer data to/from the UART channel. The DMA can move data from a given out-point buffer (defined by the EDB) to the destination port. Similarly, the DMA can move data from a port to a given input-endpoint buffer.

At the end of a block transfer, the DMA updates the byte count and bit 7 (NAK) in the EDB (see Section [4.3\)](#page-24-0) when receiving. In addition, it uses bit 4 (XY) in the DMACDR register to switch automatically, without interrupting the MCU (the XY bit toggle is performed by the UBM). The DMA stops only when a time-out or error condition occurs. When the DMA is transmitting (from the X/Y buffer) it continues alternating between X/Y buffers until it detects a byte count smaller than the buffer size (buffer size is typically 64 bytes). At that point it completes the transfer and stops.

#### *6.1.1 DMACDR1: DMA Channel Definition Register (UART Transmit Channel) (Addr:FFE0h)*

These registers define the EDB number that the DMA uses for data transfer to the UARTS. In addition, these registers define the data transfer direction and selects X or Y as the transaction buffer.





#### *6.1.2 DMACSR1: DMA Control And Status Register (UART Transmit Channel) (Addr:FFE1h)*

This register defines the transaction time-out value. In addition, it contains a completion code that reports any errors or a time-out condition.





### <span id="page-41-0"></span>*6.1.3 DMACDR3: DMA Channel Definition Register (UART Receive Channel) (Addr:FFE4h)*

These registers define the EDB number that the DMA uses for data transfer from the UARTS. In addition, these registers define the data transfer direction and selects X or Y as the transaction buffer.





### <span id="page-42-0"></span>*6.1.4 DMACSR3: DMA Control And Status Register (UART Receive Channel) (Addr:FFE5h)*

This register defines the transaction time-out value. In addition, it contains a completion code that reports any errors or a time-out condition.





#### **Table 6−2. DMA IN-Termination Condition**



# **6.2 Bulk Data I/O Using the EDB**

The UBM (USB buffer manager) and the DMAC (DMA controller) access the EDB to fetch buffer parameters for IN and OUT transactions (IN and OUT are with respect to host). In this discussion, it is assumed that:

- The MCU initialized the EDBs
- DMA-continuous mode is being used
- Double buffering is being used
- The X/Y toggle is controlled by the UBM

# <span id="page-43-0"></span>*6.2.1 IN Transaction (TUSB3410 to Host)*

- 1. The MCU initializes the IEDB (64-byte packet, and double buffering is used) and the following DMA registers:
	- **DMACSR3:** Defines the transaction time-out value.
	- **DMACDR3:** Defines the IEDB being used and the DMA mode of operation (continuous mode). Once this register is set with  $EN = 1$ , the transfer starts.
- 2. The DMA transfers data from the UART to the X buffer. When a block of 64 bytes is transferred, the DMA updates the byte count and sets NAK to 0 in the input endpoint byte count register (indicating to the UBM that the X buffer is ready to be transferred to host). The UBM starts X-buffer transfer to host using the byte-count value in the input endpoint byte count register and toggles the X/Y bit. The DMA continues transferring data from a device to Y-buffer. At the end of the block transfer, the DMA updates the byte count and sets NAK to 0 in the input endpoint byte count register (indicating to the UBM that the Y-buffer is ready to be transferred to host). The DMA continues the transfer from the device to host, alternating between X-and Y-buffers without MCU intervention.
- 3. Transfer termination: As mentioned, the DMA/UBM continues the data transfer, alternating between the X- and Y-buffers. Termination of the transfer can happen under the following conditions:
	- **Stop Transfer:** The host notifies the MCU (via control-end-point) to stop the transfer. Under this condition, the MCU sets bit 7 (EN) to 0 in the DMACDR register.
	- **Partial Packet:** The device receiver has no data to be transferred to host. Under this condition, the byte-count value is less than 64 when the transaction timer time-out occurs. When the DMA detects this condition, it sets bit 1 (TXFT) to 1 and bit 0 (OVRUN) to 0 in the DMACSR3 register, updates the byte count and NAK bit in the the input endpoint byte count register, and interrupts the MCU. The UBM transfers the partial packet to host.
	- **Buffer Overrun:** The host is busy, X- and Y-buffers are full (X-NAK = 0 and Y-NAK = 0), and the DMA cannot write to these buffers. The transaction time-out stops the DMA transfer, the DMA sets bit 1 (TXFT) to 1 and bit 0 (OVRUN) to 1 in the DMACSR3 register, and interrupts the MCU.
	- **UART Error Condition:** When receiving from a UART, a receiver-error condition stops the DMA and sets bit 1 (TXFT) to 1 and bit 0 (OVRUN) to 0 in the DMACSR3 register, but the EN bit remains set at 1. Therefore, the DMA does not interrupt the MCU. However, the UART generates a status interrupt, notifying the MCU that an error condition has occurred.

# <span id="page-44-0"></span>*6.2.2 OUT Transaction (Host to TUSB3410)*

- 1. The MCU initializes the OEDB (64-byte packet, and double buffering is used) and the following DMA registers:
	- **DMACSR1:** Provides an indication of a partial packet.
	- **DMACDR1:** Defines the output endpoint being used, and the DMA mode of operation (continuous mode). Once the EN bit is set to 1 in this register, the transfer starts.
- 2. The UBM transfers data from host to X-buffer. When a block of 64 bytes is transferred, the UBM updates the byte count and sets NAK to 1 in the output endpoint byte count register (indicating to DMA that the X-buffer is ready to be transferred to the UART). The DMA starts X-buffer transfer using the byte-count value in the output endpoint byte count register. The UBM continues transferring data from host to Y-buffer. At the end of the block transfer, the UBM updates the byte count and sets NAK to 1 in the output endpoint byte count register (indicating to DMA that the Y-buffer is ready to be transferred to device). The DMA continues the transfer from the X-/Y-buffers to the device, alternating between X- and Y-buffers without MCU intervention.
- 3. Transfer termination: The DMA/UBM continues the data transfer alternating between X- and Y-buffers. The termination of the transfer can happen under the following conditions:
	- **Stop Transfer:** The host notifies the MCU (via control-end point) to stop the transfer. Under this condition, the MCU sets EN to 0 in the DMACDR1 register.
	- **Partial-Packet:** UBM receives a partial packet from host. Under this condition, the byte-count value is less than 64. When the DMA detects this condition, it transfers the partial packet to the device, sets PPKT to 1, updates NAK to 0 in the output endpoint byte count register, and interrupts the MCU.



# <span id="page-45-0"></span>**7 UART**

## **7.1 UART Registers**

Table 7−1 summarizes the UART registers. These registers are used for data I/O, control, and status information. UART setup is done by the MCU. Data transfer is typically performed by the DMAC. However, the MCU can perform data transfer without a DMA; this is useful when debugging the firmware.

<b>REGISTER ADDRESS</b>	<b>REGISTER NAME</b>	<b>ACCESS</b>	<b>FUNCTION</b>	<b>COMMENTS</b>
<b>FFA0h</b>	<b>RDR</b>	R/O	UART receiver data register	Can be accessed by MCU or DMA
FFA1h	<b>TDR</b>	W/O	UART transmitter data register	Can be accessed by MCU or DMA
FFA2h	LCR.	R/W	UART line control register	
FFA3h	<b>FCRL</b>	R/W	UART flow control register	
FFA4h	<b>MCR</b>	R/W	UART modem control register	
FFA5h	<b>LSR</b>	R/O	<b>UART</b> line status register	Can generate an interrupt
FFA6h	<b>MSR</b>	R/O	UART modem status register	Can generate an interrupt
FFA7h	DLL	R/W	UART divisor register (low byte)	
FFA8h	<b>DLH</b>	R/W	UART divisor register (high byte)	
FFA9h	<b>XON</b>	R/W	<b>UART Xon register</b>	
FFAAh	<b>XOFF</b>	R/W	<b>UART Xoff register</b>	
FFABh	<b>MASK</b>	R/W	UART interrupt mask register	Can control three interrupt sources

**Table 7−1. UART Registers Summary**

# *7.1.1 RDR: Receiver Data Register (Addr:FFA0h)*

The receiver data register consists of a 32-byte FIFO. Data received via the SIN terminal is converted from serial-to-parallel format and stored in this FIFO. Data transfer from this register to the RAM buffer is the responsibility of the DMA controller.



# *7.1.2 TDR: Transmitter Data Register (Addr:FFA1h)*

The transmitter data register is double buffered. Data written to this register is loaded into the shift register, and shifted out on SOUT. Data transfer from the RAM buffer to this register is the responsibility of the DMA controller.



#### *UART*

# *7.1.3 LCR: Line Control Register (Addr:FFA2h)*

This register controls the data communication format. The word length, number of stop bits, and parity type are selected by writing the appropriate bits to the LCR.



# <span id="page-47-0"></span>*7.1.4 FCRL: UART Flow Control Register (Addr:FFA3h)*

This register provides the flow-control modes of operation (see [Table 7−3](#page-48-0) for more details).



## <span id="page-48-0"></span>*7.1.5 Transmitter Flow Control*

On reset (power up, USB, or soft reset) the transmitter defaults to the Xon state and the flow control is set to mode-0 (flow control is disabled).



#### **Table 7−2. Transmitter Flow-Control Modes**

NOTES: 9. This is a nonpermissible combination. If used, TXOA and TXOF are cleared.

10. Combination example: Transmitter stops when either CTS or Xoff is detected. Transmitter resumes when both CTS is negated and Xon is detected.



#### **Table 7−3. Receiver Flow-Control Possibilities**

NOTES: 11. Combination example: Both RTS is asserted and Xoff transmitted when the FIFO is full. Both RTS is deasserted and Xon is transmitted when the FIFO is empty.

12. Combination example: Both DTR and RTS are asserted when the FIFO is full. Both DTR and RTS are deasserted when the FIFO is empty.

# <span id="page-49-0"></span>*7.1.6 MCR: Modem-Control Register (Addr:FFA4h)*



This register provides control for modem interface I/O and definition of the flow control mode.



 $LCD = 1$  Sets the MSR register bit 7 to 1

# *7.1.7 LSR: Line-Status Register (Addr:FFA5h)*

This register provides the status of the data transfer. DMA transfer is halted when any of bit 0 (OVR), bit 1 (PTE), bit 2 (FRE), or bit 3 (BRK) is 1.



<span id="page-51-0"></span>

**Figure 7−1. MSR and MCR Registers in Loop-Back Mode**

# <span id="page-52-0"></span>*7.1.8 MSR: Modem-Status Register (Addr:FFA6h)*

This register provides information about the current state of the control lines from the modem.



# *7.1.9 DLL: Divisor Register Low Byte (Addr:FFA7h)*

This register contains the low byte of the baud-rate divisor.



# *7.1.10 DLH: Divisor Register High Byte (Addr:FFA8h)*



This register contains the high byte of the baud-rate divisor.

## *7.1.11 Baud-Rate Calculation*

The following formulas calculate the baud-rate clock and the divisors. The baud-rate clock is derived from the 96-MHz master clock (dividing by 6.5). The table below presents the divisors used to achieve the desired baud rates, together with the associate rounding errors.

Baud CLK = 
$$
\frac{96 \text{ MHz}}{6.5}
$$
 = 14.76923077 MHz

$$
Divisor = \frac{14.76923077 \times 10^6}{Desired Baud Rate \times 16}
$$



#### **Table 7−4. DLL/DLH Values and Resulted Baud Rates**

NOTE: The TUSB3410 does support baud rates lower than 1200 bps, which are not listed due to less interest.

# *7.1.12 XON: Xon Register (Addr:FFA9h)*

This register contains a value that is compared to the received data stream. Detection of a match interrupts the MCU (only if the interrupt enable bit is set). This value is also used for Xon transmission.





# *7.1.13 XOFF: Xoff Register (Addr:FFAAh)*

This register contains a value that is compared to the received data stream. Detection of a match halts the DMA transfer, and interrupts the MCU (only if the interrupt enable bit is set). This value is also used for Xoff transmission.



# *7.1.14 MASK: UART Interrupt-Mask Register (Addr:FFABh)*



This register controls the UARTs interrupt sources.



# **7.2 UART Data Transfer**

[Figure 7−2](#page-55-0) illustrates the data transfer between the UART and the host using the DMA controller and the USB buffer manager (UBM). A buffer of 512 bytes is reserved for buffering the UART channel (transmit and receive buffers). The UART channel has 64 bytes of double-buffer space (X- and Y-buffer). When the DMA writes to the X-buffer, the UBM reads from the Y-buffer. Similarly, when the DMA reads from the X-buffer, the UBM writes to the Y-buffer. The DMA channel is configured to operate in the continuous mode (by setting bit 5 (CNT) in the DMACDR registers = 1). Once the MCU enables the DMA, data transfer toggles between the UMB and the DMA without MCU intervention. See Section [6.2.1,](#page-43-0) *IN Transaction (TUSB3410 to Host),* for DMA transfer-termination condition.

# *7.2.1 Receiver Data Flow*

The UART receiver has a 32-byte FIFO. The receiver FIFO has two trigger levels. One is the high-level mark (HALT), which is set to 12 bytes, and the other is the low-level mark (RESUME), which is set to 4 bytes. When the HALT mark is reached, either the RTS terminal goes high or Xoff is transmitted (depending on the auto setting). When the FIFO reaches the RESUME mark, then either the RTS terminal goes low or Xon is transmitted.

<span id="page-55-0"></span>

**Figure 7−2. Receiver/Transmitter Data Flow**

# *7.2.2 Hardware Flow Control*

Figure 7–3 illustrates the connection necessary to achieve hardware flow control. The CTS and RTS signals are provided for this purpose. Auto CTS and auto RTS (and Xon/Xoff) can be enabled/disabled independently by programming the UART flow control register (FCRL).



**Figure 7−3. Auto Flow Control Interconnect**

# *7.2.3 Auto RTS (Receiver Control)*

In this mode, the RTS output terminal signals the receiver-FIFO status to an external device. The RTS output signal is controlled by the high- and low-level marks of the FIFO. When the high-level mark is reached, RTS goes high, signaling to an external sending device to halt its transfer. Conversely, when the low-level mark is reached, RTS goes low, signaling to an external sending device to resume its transfer.

Data transfer from the FIFO to the X-/Y-buffer is performed by the DMA controller. See Section [6.2.1,](#page-43-0) *IN Transaction (TUSB3410 to Host),* for DMA transfer-termination condition.

# *7.2.4 Auto CTS (Transmitter Control)*

In this mode, the  $\overline{\text{CTS}}$  input terminal controls the transfer from internal buffer (X or Y) to the TDR. When the DMA controller transfers data from the Y-buffer to the TDR and the CTS input terminal goes high, the DMA controller is suspended until CTS goes low. Meanwhile, the UBM is transferring data from the host to the X-buffer. When CTS goes low, the DMA resumes the transfer. Data transfer continues alternating between the X- and Y-buffers, without MCU intervention. See Section [6.2.2](#page-44-0), *OUT Transaction (Host to TUSB3410),* for DMA transfer-termination condition.

*UART*

## *7.2.5 Xon/Xoff Receiver Flow Control*

To enable Xon/Xoff flow control, certain bits within the modem control register must be set as follows: MCR bit  $5 = 1$  and MCR bits 6 and  $7 = 00$ . In this mode, the Xon/Xoff bytes are transmitted to an external sending device to control the device's transmission. When the high-level mark (of the FIFO) is reached, the Xoff byte is transmitted, signaling to an external sending device to halt its transfer. Conversely, when the low-level mark is reached, the Xon byte is transmitted, signaling to an external sending device to resume its transfer. The data transfer from the FIFO to X-/Y-buffer is performed by the DMA controller.

## *7.2.6 Xon/Xoff Transmit Flow Control*

To enable Xon/Xoff flow control, certain bits within the modem control register must be set as follows: MCR bit  $5 = 1$  and MCR bits 6 and  $7 = 00$ . In this mode, the incoming data are compared to the XON and XOFF registers. If a match to XOFF is detected, the DMA is paused. If a match to XON is detected, the DMA resumes. Meanwhile, the UBM is transferring data from the host to the X-buffer. The MCU does not switch the buffers unless the Y-buffer is empty and the X-buffer is full. When Xon is detected, the DMA resumes the transfer.

# **8 Expanded GPIO Port**

### **8.1 Input/Output and Control Registers**

The TUSB3410 has four general-purpose I/O terminals (P3.0, P3.1, P3.3, and P3.4) that are controlled by firmware running on the MCU. Each terminal can be controlled individually and each is implemented with a 12-mA push/pull CMOS output with 3-state control plus input. The MCU treats the outputs as open drain types in that the output can be driven low continuously, but a high output is driven for two clock cycles and then the output is high impedance.

An input terminal can be read using the MOV instruction. For example, MOV C,P3.3 reads the input on P3.3. As a precaution, be certain the associated output is high impedance before reading the input.

An output can be set high (and then high impedance) using the SETB instruction. For example, SETB P3.1 sets P3.1 high. An output can be set low using the CLR instruction, as in CLR P3.4, which sets P3.4 low (driven continuously until changed).

Each GPIO terminal has an associated internal pullup resistor. It is strongly recommended that the pullup resistor remain connected to the terminal to prevent oscillations in the input buffer. The only exception is if an external source always drives the input.

## *8.1.1 PUR\_3: GPIO Pullup Register For Port 3 (Addr:FF9Eh)*



*Expanded GPIO Port*



# <span id="page-59-0"></span>**9 Interrupts**

### **9.1 8052 Interrupt and Status Registers**

All 8052 standard, five interrupt sources are preserved. SIE is the standard interrupt-enable register that controls the five interrupt sources. This is also known as IE0 located at S:A8h in the special function register area. All the additional interrupt sources are ORed together to generate EX0.

<b>INTERRUPT SOURCE</b>	<b>DESCRIPTION</b>	<b>START ADDRESS</b>	<b>COMMENTS</b>
<b>ES</b>	<b>UART</b> interrupt	0023h	
ET <sub>1</sub>	Timer-1 interrupt	001Bh	
EX <sub>1</sub>	External interrupt-1	0013h	
ET <sub>0</sub>	Timer-0 interrupt	000Bh	
EX <sub>0</sub>	External interrupt-0	0003h	Used for all internal peripherals
Reset		0000h	

**Table 9−1. 8052 Interrupt Location Map**

### *9.1.1 8052 Standard Interrupt Enable (SIE) Register*





### *9.1.2 Additional Interrupt Sources*

All nonstandard 8052 interrupts (DMA, I<sup>2</sup>C, etc.) are ORed to generate an internal INT0. Furthermore, the INT0 must be programmed as an active low-level interrupt (not edge-triggered). After reset, if INT0 is not changed, then it is an edge-triggered interrupt. A vector interrupt register is provided to identify all interrupt sources (see Section [9.1.3](#page-60-0), *VECINT: Vector Interrupt Register*). Up to 64 interrupt vectors are provided. It is the responsibility of the MCU to read the vector and dispatch to the proper interrupt routine.

# <span id="page-60-0"></span>*9.1.3 VECINT: Vector Interrupt Register (Addr:FF92h)*

This register contains a vector value, which identifies the internal interrupt source that is trapped to location 0003h. Writing (any value) to this register removes the vector and updates the next vector value (if another interrupt is pending). Note: the vector value is offset; therefore, its value is in increments of two (bit 0 is set to 0). When no interrupt is pending, the vector is set to 00h (see Table 9−2). As shown, the interrupt vector is divided to two fields: I[2:0] and G[3:0]. The I field defines the interrupt source within a group (on a first-come-first-served basis). In the G field, which defines the group number, group G0 is the lowest and G15 is the highest priority.







#### **Table 9−2. Vector Interrupt Values**



# *9.1.4 Logical Interrupt Connection Diagram (Internal/External)*

Figure 9−1 shows the logical connection of the interrupt sources and its relationship to INT0. The priority encoder generates an 8-bit vector, corresponding to 64 interrupt sources (not all are used). The interrupt priorities are hardwired. Vector 0x88 is the highest and 0x12 is the lowest.



**Figure 9−1. Internal Vector Interrupt**

*Interrupts*



# **10 I2C Port**

# **10.1 I2C Registers**

# *10.1.1 I2CSTA: I2C Status and Control Register (Addr:FFF0h)*

This register controls the stop condition for read and write operations. In addition, it provides transmitter and receiver handshake signals with their respective interrupt enable bits.



NOTE 13: The bootcode automatically sets the I<sup>2</sup>C bus speed to 400 kHz. Only 400-kHz I<sup>2</sup>C EEPROMs can be used.

# *10.1.2 I2CADR: I2C Address Register (Addr:FFF3h)*

This register holds the device address and the read/write command bit.



# *10.1.3 I2CDAI: I2C Data-Input Register (Addr:FFF2h)*

This register holds the received data from an external device.



# *10.1.4 I2CDAO: I2C Data-Output Register (Addr:FFF1h)*

This register holds the data to be transmitted to an external device. Writing to this register starts the transfer on the SDA line.



#### **10.2 Random-Read Operation**

A random read requires a dummy byte-write sequence to load in the data word address. Once the device-address word and the data-word address are clocked out and acknowledged by the device, the MCU starts a current-address sequence. The following describes the sequence of events to accomplish this transaction.

#### **Device Address + EPROM [High Byte]**

- The MCU clears bit 1 (SRD) within the I2CSTA register. This forces the I<sup>2</sup>C controller not to generate a stop condition after the contents of the I2CDAI register are received.
- The MCU clears bit 0 (SWR) within the I2CSTA register. This forces the I<sup>2</sup>C controller not to generate a stop condition after the contents of the I2CDAO register are transmitted.
- The MCU writes the device address (bit  $0$  (R/W) = 0) to the I2CADR register (write operation)
- The MCU writes the high byte of the EEPROM address into the I2CDAO register (this starts the transfer on the SDA line).
- Bit 3 (TXE) in the I2CSTA register is automatically cleared (indicates busy) by writing data to the I2CDAO register.
- The contents of the I2CADR register are transmitted to EEPROM (preceded by start condition on SDA).



- The contents of the I2CDAO register are transmitted to EEPROM (EPROM address).
- Bit 3 (TXE) in the I2CSTA register is set and interrupts the MCU, indicating that the I2CDAO register has been transmitted.
- A stop condition is not generated.

#### **EPROM [Low Byte]**

- The MCU writes the low byte of the EEPROM address into the I2CDAO register.
- Bit 3 (TXE) in the I2CSTA register is automatically cleared (indicates busy) by writing to the I2CDAO register.
- The contents of the I2CDAO register are transmitted to the device (EEPROM address).
- Bit 3 (TXE) in the I2CSTA register is set and interrupts the MCU, indicating that the I2CDAO register has been transmitted.
- This completes the dummy write operation. At this point, the EEPROM address is set and the MCU can do either a single- or a sequential-read operation.

#### **10.3 Current-Address Read Operation**

Once the EEPROM address is set, the MCU can read a single byte by executing the following steps:

- The MCU sets bit 1 (SRD) in the I2CSTA register to 1. This forces the I<sup>2</sup>C controller to generate a stop condition after the I2CDAI-register contents are received.
- The MCU writes the device address (bit  $0$  (R/W) = 1) to the I2CADR register (read operation).
- The MCU writes a dummy byte to the I2CDAO register (this starts the transfer on SDA line).
- Bit 7 (RXF) in the I2CSTA register is cleared (RX is empty).
- The contents of the I2CADR register are transmitted to the device (preceded by start condition on SDA).
- The data from EEPROM are latched into the I2CDAI register (stop condition is transmitted).
- Bit 7 (RXF) in the I2CSTA register is set and interrupts the MCU, indicating that the data are available.
- The MCU reads the I2CDAI register. This clears bit 7 (RXF) in the I2CSTA register.

#### **10.4 Sequential-Read Operation**

Once the EEPROM address is set, the MCU can execute a sequential read operation by executing the following (this example illustrates a 32-byte sequential read):

#### **Device Address**

- The MCU clears bit 1 (SRD) in the I2CSTA register. This forces the I<sup>2</sup>C controller to not generate a stop condition after the I2CDAI register contents are received.
- The MCU writes the device address (bit  $0$  (R/W) = 1) to the I2CADR register (read operation).
- The MCU writes a dummy byte to the I2CDAO register (this starts the transfer on the SDA line).
- Bit 7 (RXF) in the I2CSTA register is cleared (RX is empty).
- The contents of the I2CADR register are transmitted to the device (preceded by start condition on SDA).

#### **N-Byte Read (31 Bytes)**

- The data from the device is latched into the I2CDAI register (stop condition is not transmitted).
- Bit 7 (RXF) in the I2CSTA register is set and interrupts the MCU, indicating that data is available.
- The MCU reads the I2CDAI register. This clears bit 7 (RXF) in the I2CSTA register.
- This operation repeats 31 times.

#### **Last-Byte Read (Byte 32)**

- MCU sets bit 1 (SRD) in the I2STA register to 1. This forces the  $l^2C$  controller to generate a stop condition after the I2CDAI register contents are received.
- The data from the device is latched into the I2CDAI register (stop condition is transmitted).
- Bit 7 (RXF) in the I2CSTA register is set and interrupts the MCU, indicating that data is available.
- The MCU reads the I2CDAI register. This clears bit 7 (RXF) in the I2CSTA register.

#### **10.5 Byte-Write Operation**

The byte-write operation involves three phases: device address + EPROM [high byte] phase**,** EPROM [low byte] phase, and EPROM [DATA] phase. The following describes the sequence of events to accomplish the byte-write transaction.

#### **Device Address + EPROM [High Byte]**

- The MCU sets clears the SWR bit in the I2CSTA register. This forces the  $12C$  controller to not generate a stop condition after the contents of the I2CDAO register are transmitted.
- The MCU writes the device address (bit  $0 (R/W) = 0$ ) to the I2CADR register (write operation).
- The MCU writes the high byte of the EEPROM address into the I2CDAO register (this starts the transfer on the SDA line).
- Bit 3 (TXE) in the I2CSTA register is cleared (indicates busy).
- The contents of the I2CADR register are transmitted to the device (preceded by start condition on SDA).
- The contents of the I2CDAO register are transmitted to the device (EEPROM high address).
- Bit 3 (TXE) in the I2CSTA register is set and interrupts the MCU, indicating that the I2CDAO register contents have been transmitted.

#### **EPROM [Low Byte]**

- The MCU writes the low byte of the EEPROM address into the I2CDAO register.
- Bit 3 (TXE) in the I2CSTA register is cleared (indicating busy).
- The contents of the I2CDAO register are transmitted to the device (EEPROM address).
- Bit 3 (TXE) in the I2CSTA register is set and interrupts the MCU, indicating that the I2CDAO register contents have been transmitted.

#### **EPROM [DATA]**

- The MCU sets bit 0 (SWR) in the I2CSTA register. This forces the I<sup>2</sup>C controller to generate a stop condition after the contents of the I2CDAO register are transmitted.
- The data to be written to the EPROM is written by the MCU into the I2CDAO register.
- Bit 3 (TXE) in the I2CSTA register is cleared (indicates busy).
- The contents of the I2CDAO register are transmitted to the device (EEPROM data).
- Bit 3 (TXE) in the I2CSTA register is set and interrupts the MCU, indicating that the I2CDAO register contents have been transmitted.
- The I<sup>2</sup>C controller generates a stop condition after the contents of the I2CDAO register are transmitted.



### **10.6 Page-Write Operation**

The page-write operation is initiated in the same way as byte write, with the exception that a stop condition is not generated after the first EPROM [DATA] is transmitted. The following describes the sequence of writing 32 bytes in page mode.

#### **Device Address + EPROM [High Byte]**

- The MCU clears bit 0 (SWR) in the I2CSTA register. This forces the  $1<sup>2</sup>C$  controller to not generate a stop condition after the contents of the I2CDAO register are transmitted.
- The MCU writes the device address (bit  $0$  (R/W) = 0) to the I2CADR register (write operation).
- The MCU writes the high byte of the EEPROM address into the I2CDAO register
- Bit 3 (TXE) in the I2CSTA register is cleared (indicating busy).
- The contents of the I2CADR register are transmitted to the device (preceded by start condition on SDA).
- The contents of the I2CDAO register are transmitted to the device (EEPROM address).
- Bit 3 (TXE) in the I2CSTA register is set and interrupts the MCU, indicating that the I2CDAO register contents have been transmitted.

#### **EPROM [Low Byte]**

- The MCU writes the low byte of the EEPROM address into the I2CDAO register.
- Bit 3 (TXE) in the I2CSTA register is cleared (indicates busy).
- The contents of the I2CDAO register are transmitted to the device (EEPROM address).
- Bit 3 (TXE) in the I2CSTA register is set and interrupts the MCU, indicating that the I2CDAO register contents have been transmitted.

#### **EPROM [DATA]—31 Bytes**

- The data to be written to the EEPROM are written by the MCU into the I2CDAO register.
- Bit 3 (TXE) in the I2CSTA register is cleared (indicates busy).
- The contents of the I2CDAO register are transmitted to the device (EEPROM data).
- Bit 3 (TXE) in the I2CSTA register is set and interrupts the MCU, indicating that the I2CDAO register contents have been transmitted.
- This operation repeats 31 times.

#### **EPROM [DATA]—Last Byte**

- The MCU sets bit 0 (SWR) in the I2CSTA register. This forces the I<sup>2</sup>C controller to generate a stop condition after the contents of the I2CDAO register are transmitted.
- The MCU writes the last date byte to be written to the EEPROM, into the I2CDAO register.
- Bit 3 (TXE) in the I2CSTA register is cleared (indicates busy).
- The contents of the I2CDAO register are transmitted to EEPROM (EEPROM data).
- Bit 3 (TXE) in the I2CSTA register is set and interrupts the MCU, indicating that the I2CDAO register contents have been transmitted.
- The I<sup>2</sup>C controller generates a stop condition after the contents of the I2CDAO register are transmitted.



*I2C Port*



# **11 TUSB3410 Bootcode Flow**

### **11.1 Introduction**

TUSB3410 bootcode is a program embedded in the 10k-byte boot ROM within the TUSB3410. This program is designed to load application firmware from either an external I<sup>2</sup>C memory device or USB host bootloader device driver. After the TUSB3410 finishes downloading, the bootcode releases its control to the application firmware.

This section describes how the bootcode initializes the TUSB3410 device in detail. In addition, the default USB descriptor, I2C device header format, USB host driver firmware downloading format, and supported built-in USB vendor specific requests are listed for reference. Users should carefully follow the appropriate format to interface with the bootcode. Unsupported formats may cause unexpected results.

The bootcode source code is also provided for programming reference.

#### **11.2 Bootcode Programming Flow**

After power-on reset, the bootcode initializes the  $I^2C$  and USB registers along with internal variables. The bootcode then checks to see if an I2C device is present and contains a valid signature. If an I2C device is present and contains a valid signature, the bootcode continues searching for descriptor blocks and then processes them if the checksum is correct. If application firmware was found, then the bootcode downloads it and releases the control to the application firmware. Otherwise, the bootcode connects to the USB and waits for host driver to download application firmware. Once firmware downloading is complete, the bootcode releases the control to the firmware.

The following is the bootcode step-by-step operation.

- Check if bootcode is in the application mode. This is the mode that is entered after application code is downloaded via either an I2C device or the USB. If the bootcode is in the application mode, then the bootcode releases the control to the application firmware. Otherwise, the bootcode continues.
- Initialize all the default settings.
	- − Call CopyDefaultSettings() routine.
		- Set I<sup>2</sup>C to 400-kHz speed.
	- − Call UsbDataInitialization() routine.

Set bFUNADR  $= 0$ Disconnect from USB (bUSBCTL = 0x00) Bootcode handles USB reset Copy predefined device, configuration, and string descriptors to RAM Disable all endpoints and enable USB interrupts (SETUP, RSTR, SUSR, and RESR)

- Search for product signature
	- Check if valid signature is in I<sup>2</sup>C. If not, skip the I<sup>2</sup>C process.

Read 2 bytes from address 0x0000 with type III and device address 0. Stop searching if valid signature is found.

Read 2 bytes from address 0x0000 with type II and device address 4. Stop searching if valid signature is found.

- If a valid I2C signature is found, then load the customized device, configuration and string descriptors from I 2C EEPROM.
	- − Process each descriptor block from I2C until *end of header* is found

If the descriptor block contains device, configuration, or string descriptors, then the bootcode overwrites the default descriptors.



If the descriptor block contains binary firmware, then the bootcode sets the header pointer to the beginning of the binary firmware in the I<sup>2</sup>C EEPROM.

If the descriptor block is *end of header*, then the bootcode stops searching.

- Enable global and USB interrupts and set the connection bit to 1.
	- − Enable global interrupts by setting bit 7 (EA) within the SIE register (see Section [9.1.1](#page-59-0)) to 1.
	- − Enable all internal peripheral interrupts by setting the EX0 bit within the SIE register to 1.
	- − Connect to the USB by setting bit 7 (CONT) within the USBCNTL register (see Section [5.4\)](#page-33-0) to 1.
- Wait for any interrupt events until Get DEVICE DESCIPTOR setup packet arrives.
	- − Suspend interrupt

The idle bit in the MCU PCON register is set and suspend mode is entered. USB reset wakes up the microcontroller.

− Resume interrupt

Bootcode wakes up and waits for new USB requests.

− Reset interrupt

Call UsbReset() routine.

− Setup interrupt

Bootcode processes the request.

USB reboot request

Disconnect from the USB by clearing bit 7 (CONT) in the USBCTL register and restart at address 0x0000.

- Download firmware from I2C EEPROM
	- − Disable global interrupts by clearing bit 7 (EA) within the SIE register
	- − Load firmware to XDATA space if available.
- Download firmware from the USB.
	- − If no firmware is found in an I2C EEPROM, the USB host downloads firmware via output endpoint 1.
	- In the first data packet to output endpoint 1, the USB host driver adds 3 bytes before the application firmware in binary format. These three bytes are the LSB and MSB indicating the firmware size and followed by the arithmetic checksum of the binary firmware.
- Release control to the application firmware.
	- Update the USB configuration and interface number.
	- − Release control to application firmware.
- Application firmware
	- − Either disconnect from the USB or continue responding to USB requests.

#### **11.3 Default Bootcode Settings**

The bootcode has its own predefined device, configuration, and string descriptors. These default descriptors should be used in evaluation only. They must not be used in the end-user product.

#### *11.3.1 Device Descriptor*

The device descriptor provides the USB version that the device supports, device class, protocol, vendor and product identifications, strings, and number of possible configurations. The operation system (Windows, MAC, or Linux) reads this descriptor to decide which device driver should be used to communicate with this device.



The bootcode uses 0x0451 (Texas Instruments) as the vendor ID and 0x3410 (TUSB3410) as the product ID. It also supports three different strings and one configuration. Table 11−1 lists the device descriptor.

<b>OFFSET</b> (decimal)	<b>FIELD</b>	<b>SIZE</b>	<b>VALUE</b>	<b>DESCRIPTION</b>
0	bLength		0x12	Size of this descriptor in bytes
	bDescriptorType			Device descriptor type
2	bcdUSB	2	0x0110	USB spec 1.1
4	bDeviceClass		0xFF	Device class is vendor-specific
5	bDeviceSubClass		0	We have no subclasses.
6	bDeviceProtocol		0	We use no protocols.
7	bMaxPacketSize0		8	Max. packet size for endpoint zero
8	idVendor	2	0x0451	USB-assigned vendor $ID = TI$
10	idProduct	2	0x3410	TI part number = $TUSB3410$
12	bcdDevice	2	0x100	Device release number = $1.0$
14	iManufacturer			Index of string descriptor describing manufacturer
15	<b>iProducct</b>		$\overline{2}$	Index of string descriptor describing product
16	<i>iSerialNumber</i>		3	Index of string descriptor describing device's serial number
17	bNumConfigurations			Number of possible configurations:

**Table 11−1. Device Descriptor**

## *11.3.2 Configuration Descriptor*

The configuration descriptor provides the number of interfaces supported by this configuration, power configuration, and current consumption.

The bootcode declares only one interface running in bus-powered mode. It consumes up to 100 mA at boot time. Table 11−2 lists the configuration descriptor.

<b>OFFSET</b> (decimal)	<b>FIELD</b>	<b>SIZE</b>	<b>VALUE</b>	<b>DESCRIPTION</b>	
0	bLength		9	Size of this descriptor in bytes.	
	bDescriptor Type		2	Configuration descriptor type	
2	wTotalLength	2	$25 = 9 + 9 + 7$	Total length of data returned for this configuration. Includes the combined length of all descriptors (configuration, interface, endpoint, and class- or vendor-specific) returned for this configuration.	
4	bNumInterfaces			Number of interfaces supported by this configuration	
5	bConfigurationValue			Value to use as an argument to the SetConfiguration() request to select this configuration.	
6	iConfiguration		0	Index of string descriptor describing this configuration.	
	bmAttributes		0x80	Configuration characteristics D7: Reserved (set to one) Self-powered D6: Remote wakeup is supported D5: Reserved (reset to zero) $D4-0:$	
8	bMaxPower		0x32	This device consumes 100 mA.	

**Table 11−2. Configuration Descriptor**
#### *11.3.3 Interface Descriptor*

The interface descriptor provides the number of endpoints supported by this interface as well as interface class, subclass, and protocol.

The bootcode supports only one endpoint and use its own class. Table 11−3 lists the interface descriptor.

<b>OFFSET</b> (decimal)	<b>FIELD</b>	<b>SIZE</b>	<b>VALUE</b>	<b>DESCRIPTION</b>
0	bLength		9	Size of this descriptor in bytes
	bDescriptorType		4	Interface descriptor type
2	bInterfaceNumber		0	Number of interface. Zero-based value identifying the index in the array of concurrent interfaces supported by this configuration.
з	bAlternateSetting		0	Value used to select alternate setting for the interface identified in the prior field
4	bNumEndpoints			Number of endpoints used by this interface (excluding endpoint zero). If this value is zero, this interface only uses the default control pipe.
5	bInterfaceClass		0xFF	The interface class is vendor specific.
6	bInterfaceSubClass		0	
	bInterfaceProtocol		0	
8	ilnterface		0	Index of string descriptor describing this interface

**Table 11−3. Interface Descriptor**

#### *11.3.4 Endpoint Descriptor*

The endpoint descriptor provides the type and size of communication pipe supported by this endpoint.

The bootcode supports only one output endpoint with the size of 64 bytes in addition to control endpoint 0 (required by all USB devices). Table 11−4 lists the endpoint descriptor.

<b>OFFSET</b> (decimal)	<b>FIELD</b>	<b>SIZE</b>	<b>VALUE</b>	<b>DESCRIPTION</b>
$\Omega$	bLength			Size of this descriptor in bytes
	bDescriptorType		5	Endpoint descriptor type
2	bEndpointAddress		0x01	Bit 30: The endpoint number <b>Bit 7:</b> <b>Direction</b> $0 = OUT$ endpoint $1 = IN$ endpoint
3	bmAttributes		$\mathcal{P}$	Bit 10: Transfer type $10 =$ Bulk $11 =$ Interrupt
4	wMaxPacketSize	2	64	Maximum packet size this endpoint is capable of sending or receiving when this configuration is selected.
6	binterval		0	Interval for polling endpoint for data transfers. Expressed in milliseconds.

**Table 11−4. Output Endpoint1 Descriptor**

#### *11.3.5 String Descriptor*

The string descriptor contains data in the unicode format. It is used to show the manufacturers name, product model, and serial number in human readable format.

The bootcode supports three strings. The first string is the manufacturers name. The second string is the product name. The third string is the serial number. [Table 11−5](#page-73-0) lists the string descriptor.

<span id="page-73-0"></span>

<b>OFFSET</b>	<b>FIELD</b>	<b>SIZE</b>	<b>VALUE</b>	<b>DESCRIPTION</b>
(decimal)				
0	bLength	$\mathbf{1}$	4	Size of string 0 descriptor in bytes
1	bDescriptorType	$\mathbf{1}$	0x03	String descriptor type
$\overline{\mathbf{c}}$	wLANGID[0]	$\overline{\mathbf{c}}$	0x0409	English
4	bLength	$\mathbf{1}$	36 (decimal)	Size of string 1 descriptor in bytes
5	bDescriptorType	1	0x03	String descriptor type
6	bString	2	'T',0x00	Unicode, T is the first byte
8		$\overline{\mathbf{c}}$	'e',0x00	<b>Texas Instruments</b>
10		$\overline{c}$	'x',0x00	
12		2	'a',0x00	
14		2	's',0x00	
16		2	$'$ ,0x00	
18		$\overline{c}$	$'$ l',0x00	
20		2	'n',0x00	
22		2	's',0x00	
24		$\overline{\mathbf{c}}$	't',0x00	
26		$\overline{c}$	'r',0x00	
28		2	'u',0x00	
30		$\overline{\mathbf{c}}$	'm',0x00	
32		$\overline{\mathbf{c}}$	'e',0x00	
34		$\boldsymbol{2}$	'n',0x00	
36		$\mathbf 2$	't',0x00	
38		$\overline{\mathbf{c}}$	's',0x00	
40	bLength	$\mathbf{1}$	42 (decimal)	Size of string 2 descriptor in bytes
41	bDescriptorType	$\mathbf{1}$	0x03	STRING descriptor type
42	bString	$\boldsymbol{2}$	'T',0x00	UNICODE, T is first byte
44		$\overline{\mathbf{c}}$	'U',0x00	TUSB3410 boot device
46		$\mathbf 2$	'S',0x00	
48		$\overline{c}$	'B',0x00	
50		2	'3',0x00	
52		2	'4',0x00	
54		$\mathbf 2$	'1',0x00	
56		$\overline{\mathbf{c}}$	'0',0x00	
58		$\mathbf 2$	' ',0x00	
60		$\overline{\mathbf{c}}$	'B',0x00	
62		$\overline{\mathbf{c}}$	'o',0x00	
64		$\overline{\mathbf{c}}$	'o',0x00	
66		$\overline{\mathbf{c}}$	't',0x00	

**Table 11−5. String Descriptor**



#### **Table 11−5. String Descriptor (Continued)**

# **11.4 External I2C Device Header Format**

A valid header should contain a product signature and one or more descriptor blocks. The descriptor block contains the descriptor prefix and content. In the descriptor prefix, the data type, size, and checksum are specified to describe the content. The descriptor content contains the necessary information for the bootcode to process.

The header processing routine always counts from the first descriptor block until the desired block number is reached. The header reads in the descriptor prefix with a size of 4 bytes. This prefix contains the type of block, size, and checksum. For example, if the bootcode would like to find the position of the third descriptor block, then it reads in the first descriptor prefix, calculates the position on the second descriptor prefix based on the size specified in the prefix. bootcode, then repeats the same calculation to find out the position of the third descriptor block.

# *11.4.1 Product Signature*

The product signature must be stored at the first 2 bytes within the  $I<sup>2</sup>C$  storage device. These 2 bytes must match the product number. The order of these 2 bytes must be the LSB first followed by the MSB. For example, the TUSB3410 is 0x3410. Therefore, the first byte must be 0x10 and the second byte must be 0x34.

The TUSB3410 bootcode searches the first 2 bytes of the I<sup>2</sup>C device. If the first 2 bytes are not 0x10 and 0x34, then the bootcode skips the header processing.



### *11.4.2 Descriptor Block*

Each descriptor block contains a prefix and content. The size of the prefix is always 4 bytes. It contains the data type, size, and checksum for data integrity. The descriptor content contains the corresponding information specified in the prefix. It could be as small as 1 byte or as large as 65535 bytes. The next descriptor immediately follows the previous descriptor. If there are no more descriptors, then an extra byte with a value of zero should be added to indicate the end of header.

#### **11.4.2.1 Descriptor Prefix**

The first byte of the descriptor prefix is the data type. This tells the bootcode how to process the data in the descriptor content. The second and third bytes are the size of descriptor content. The second byte is the low byte of the size and the third byte is the high byte. The last byte is the 8-bit arithmetic checksum of descriptor content.

#### **11.4.2.2 Descriptor Content**

Information stored in the descriptor content can be the USB information, firmware, or other type of data. The size of the content should be from 1 byte to 65535 bytes.

#### **11.5 Checksum in Descriptor Block**

Each descriptor prefix contains one checksum of the descriptor content. If the checksum is wrong, the bootcode simply ignores the descriptor block.

#### **11.6 Header Examples**

The header can be specified in different ways. The following descriptors show examples of the header format and the supported descriptor block.

#### *11.6.1 TUSB3410 Bootcode Supported Descriptor Block*

The TUSB3410 bootcode supports the following descriptor blocks.

- USB Device Descriptor
- USB Configuration Descriptor
- USB String Descriptor
- Binary Firmware<sup>1</sup>
- Autoexec Binary Firmware2

#### *11.6.2 USB Descriptor Header*

[Table 11−6](#page-76-0) contains the USB device, configuration, and string descriptors for the bootcode. The last byte is zero to indicate the end of header.



<sup>1</sup> Binary firmware is loaded when the bootcode receives the first *get device descriptor request* from host. Downloading the firmware should either continue that request in the data stage or disconnect from the USB and then reconnect to the USB as a new device.

<sup>&</sup>lt;sup>2</sup> The bootcode loads this autoexec binary firmware before it connects to the USB. The firmware should connect to the USB once it is loaded.

<span id="page-76-0"></span>

#### **Table 11−6. USB Descriptors Header**



#### **Table 11−6. USB Descriptors Header (Continued)**

#### *11.6.3 Autoexec Binary Firmware*

If the application requires firmware loaded prior to establishing a USB connection, then the following header can be used. The bootcode loads the firmware and releases control to the firmware directly without connecting to the USB. However, per the USB specification requirement, any USB device should connect to the bus and respond to the host within the first 100 ms. Therefore, if downloading time is more than 100 ms, the USB and header speed descriptor blocks should be added before the autoexec binary firmware. [Table 11−7](#page-78-0) shows an example of autoexec binary firmware header.



<span id="page-78-0"></span>

#### **Table 11−7. Autoexec Binary Firmware**

### **11.7 USB Host Driver Downloading Header Format**

If firmware downloading from the USB host driver is desired, then the USB host driver must follow the format in Table 11−8. The Texas Instruments bootloader driver generates the proper format. Therefore, users only need to provide the binary image of the application firmware for the Bootloader. If the checksum is wrong, then the bootcode disconnects from the USB and waits before it reconnects to the USB.



#### **Table 11−8. Host Driver Downloading Format**

#### **11.8 Built-In Vendor Specific USB Requests**

The bootcode supports several vendor specific USB requests. These requests are primarily for internal testing only. These functions should not be used in normal operation.

#### *11.8.1 Reboot*

The reboot command forces the bootcode to execute.



#### *11.8.2 Force Execute Firmware*

The force execute firmware command requests the bootcode to execute the downloaded firmware unconditionally.





## *11.8.3 External Memory Read*



The bootcode returns the content of the specified address.

# *11.8.4 External Memory Write*

The external memory write command tells the bootcode to write data to the specified address.



# *11.8.5 I2C Memory Read*

The bootcode returns the content of the specified address in I<sup>2</sup>C EEPROM.

In the wValue field, the I<sup>2</sup>C device number is from 0x00 to 0x07 in the high byte. The memory type is from 0x01 to 0x03 for CAT I to CAT III devices. If bit 7 of bValueL is set, then the bus speed is 400 kHz. This request is also used to set the device number and speed before the I<sup>2</sup>C write request.



# *11.8.6 I2C Memory Write*

The I<sup>2</sup>C memory write command tells the bootcode to write data to the specified address.





## *11.8.7 Internal ROM Memory Read*

The bootcode returns the byte of the specified address within the boot ROM. That is, the binary code of the bootcode.



#### **11.9 Bootcode Programming Consideration**

#### *11.9.1 USB Requests*

For each USB request, the bootcode follows the steps below to ensure proper operation of the hardware.

- 1. Determine the direction of the request by checking the MSB of the bmRequestType field and set the DIR bit within the USBCTL register accordingly.
- 2. Decode the command
- 3. If another setup is pending, then return. Otherwise, serve the request.
- 4. Check again, if another setup is pending then go to step 2.
- 5. Clear the interrupt source and then the VECINT register.
- 6. Exit the interrupt routine.

#### **11.9.1.1 USB Request Transfers**

The USB request consist of three types of transfers. They are control-read-with-data-stage, control-writewithout-data-stage, and control-write-with-data-stage transfer. In each transfer, arrows indicate interrupts generated after receiving the setup packet, in or out token.

[Figure 11−1](#page-81-0) and [Figure 11−2](#page-82-0) show the USB data flow and how the hardware and firmware respond to the USB requests. [Table 11−9](#page-81-0) and [Table 11−10](#page-82-0) lists the bootcode reposes to the standard USB requests.

<span id="page-81-0"></span>

**Figure 11−1. Control Read Transfer**





<span id="page-82-0"></span>

**Figure 11−2. Control Write Transfer Without Data Stage**

<b>CONTROL WRITE WITHOUT DATA STAGE</b>	<b>ACTION IN BOOTCODE</b>
Clear feature of device	Stall
Clear feature of interface	Stall
Clear feature of endpoint	Clear endpoint stall
Set feature of device	Stall
Set feature of interface	Stall
Set feature of endpoint	Stall endpoint
Set address	Set device address
Set descriptor	Stall
Set configuration	Set bConfiguredNumber
Set interface	SetbInterfaceNumber
Sync. frame	Stall

**Table 11−10. Bootcode Response to Control Write Without Data Stage**

# **11.9.1.2 Interrupt Handling Routine**

The higher-vector number has a higher priority than the lower-vector number. [Table 11−11](#page-83-0) lists all the interrupts and source of interrupts.

<span id="page-83-0"></span>

G[3:0] (Hex)	I[2:0] (Hex)	<b>VECTOR</b> (Hex)	<b>INTERRUPT SOURCE</b>	<b>INTERRUPT SOURCE SHOULD BE</b> <b>CLEARED</b>
0	0	00	No Interrupt	No Source
1	1	12	Output-endpoint-1	<b>VECINT</b> register
1	2	14	Output-endpoint-2	<b>VECINT</b> register
1	3	16	Output-endpoint-3	<b>VECINT</b> register
$\mathbf{1}$	$4 - 7$	$18 \rightarrow 1E$	Reserved	
2	1	22	Input-endpoint-1	<b>VECINT</b> register
2	2	24	Input-endpoint-2	<b>VECINT</b> register
2	3	26	Input-endpoint-3	<b>VECINT</b> register
$\overline{2}$	$4 - 7$	28→2E	Reserved	
3	0	30	STPOW packet received	<b>USBSTA/ VECINT registers</b>
3	1	32	SETUP packet received	USBSTA/ VECINT registers
3	$\overline{2}$	34	Reserved	
3	3	36	Reserved	
3	4	38	<b>RESR</b> interrupt	<b>USBSTA/ VECINT registers</b>
3	5	ЗΑ	<b>SUSR interrupt</b>	<b>USBSTA/ VECINT registers</b>
3	6	ЗC	<b>RSTR</b> interrupt	USBSTA/ VECINT registers
3	7	3E	Wakeup interrupt	<b>USBSTA/ VECINT registers</b>
$\overline{\mathbf{4}}$	0	40	I2C TXE interrupt	<b>VECINT</b> register
4	1	42	I2C TXE interrupt	<b>VECINT</b> register
4	2	44	Input-endpoint-0	<b>VECINT</b> register
4	3	46	Output-endpoint-0	<b>VECINT</b> register
$\overline{4}$	$4 - 7$	$48 \rightarrow 4E$	Reserved	
5	0	50	UART1 status interrupt	LSR/VECNT register
5	1	52	UART1 modern interrupt	LSR/VECINT register
5	$2 - 7$	$54 \rightarrow 5E$	Reserved	
6	0	60	<b>UART1 RXF interrupt</b>	LSR/VECNT register
6	1	62	<b>UART1 TXE interrupt</b>	LSR/VECINT register
6	$2 - 7$	$64 \rightarrow 6E$	Reserved	
$\overline{7}$	$0 - 7$	70→7E	Reserved	
8	0	80	DMA1 interrupt	DMACSR/VECINT register
8	1	82	Reserved	
8	2	84	DMA3 interrupt	DMACSR/VECINT register
8	$3 - 7$	$86 \rightarrow 7E$	Reserved	
$9 - 15$	$0 - 7$	$90 \rightarrow FE$	Reserved	

**Table 11−11. Vector Interrupt Values and Sources**

# *11.9.2 Hardware Reset Introduced by the Firmware*

This feature can be used during a firmware upgrade. Once the upgrade is complete, the application firmware disconnects from the USB for at least 200 ms to ensure the operating system has unloaded the device driver. The firmware then enables the watchdog timer (enabled by default after power-on reset) and enters an endless loop without resetting the watchdog timer. Once the watchdog timer times out, it resets the TUSB3410 similar to a power on reset. The bootcode takes control and executes the power-on boot sequence.

#### **11.10 File Listings**

The *TUSB3410 Bootcode Source Listing* (SLLC139.zip) is available under the TUSB3410 product page on the TI website. Look under the Related Software link. The files listed below are included in the zip file.

- Types.h
- USB.h
- TUSB3410.h
- Bootcode.h
- Watchdog.h
- Bootcode.c
- Bootlsr.c
- BootUSB.c
- Header.h
- Header.c
- I2c.h
- I2c.c



# **12 Electrical Specifications**

#### **12.1 Absolute Maximum Ratings†**



† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **12.2 Commercial Operating Condition (3.3 V)**



## **12.3 Electrical Characteristics**

# $T_A = 25^{\circ}$ C, V<sub>CC</sub> = 3.3 V ±5%, V<sub>SS</sub> = 0 V



# **Electrical Characteristics (continued)**

 $T_A = 25^{\circ}$ C, V<sub>CC</sub> = 3.3 V ±5%, V<sub>SS</sub> = 0 V



‡ Applies to all clock outputs

# **13 Application Notes**

# **13.1 Crystal Selection**

The TUSB3410 requires a 12-MHz clock source to work properly. This clock source can be a crystal placed across the X1 and X2 terminals. A parallel resonant crystal is recommended. Most parallel resonant crystals are specified at a frequency with a load capacitance of 18 pF. This load can be realized by placing 33-pF capacitors from each end of the crystal to ground. Together with the input capacitance of the TUSB3410 and stray board capacitance, this provides close to two 36-pF capacitors in series to emulate the 18-pF load requirement. Note, that when using a crystal, it takes about 2 ms after power up for a stable clock to be produced.

When using a clock oscillator, the signal applied to the X1/CLKI terminal must not exceed 1.8 V. In this configuration, the X2 terminal is unconnected.



**Figure 13−1. Crystal Selection**

## **13.2 External Circuit Required for Reliable Bus Powered Suspend Operation**

TI has found a potential problem with the action of the SUSPEND output terminal immediately after power on. In some cases the SUSPEND terminal can power up asserted high. When used in a bus powered application this can cause a problem because the VREGEN input is usually connected to the SUSPEND output. This in turn causes the internal 1.8-V voltage regulator to shut down, which means an external crystal may not have time to begin oscillating, thus the device will not initialize itself correctly.

TI has determined that using components R2 and D1 (rated to 25 mA) in the circuit shown below can be used as a workaround. Note that R1 and C1 are required components for proper reset operation, unless the reset signal is provided by another means.

Note that use of an external oscillator (1.8-V output) versus a crystal would avoid this situation. Self-powered applications would probably not see this problem because the VREGEN input would likely be tied low, enabling the internal 1.8-V regulator at all times.



**Figure 13−2. External Circuit**

# **13.3 Wakeup Timing (WAKEUP or RI/CP Transitions)**

The TUSB3410 can be brought out of the suspended state, or woken up, by a command from the host. The TUSB3410 also supports remote wakeup and can be awakened by either of two input signals. A low pulse on the WAKEUP terminal or a low-to-high transition on the RI/CP terminal wakes the device up. Note that for reliable operation, either condition must persist for approximately 3 ms minimum. This allows time for the crystal to power up since in the suspend mode the crystal interface is powered down. The state of the WAKEUP or RI/CP terminal is then sampled by the clock to verify there was a valid wakeup event.

# **13.4 Reset Timing**

There are three requirements for the reset signal timing. First, the minimum reset pulse duration is 100 μs. At power up, this time is measured from the time the power ramps up to 90% of the nominal  $V_{CC}$  until the reset signal exceeds 1.2 V. The second requirement is that the clock must be valid during the last 60 μs of the reset window. The third requirement is that, according to the USB specification, the device must be ready to respond to the host within 100 ms. This means that within the 100-ms window, the device must come out of reset, load any pertinent data from the  ${}^{12}C$ EEPROM device, and transfer execution to the application firmware if any is present. Because the latter two events can require significant time, the amount of which can change from system to system, TI recommends having the device come out of reset within 30 ms, leaving 70 ms for the other events to complete. This means the reset signal must rise to 1.8 V within 30 ms.

These requirements are depicted in Figure 13−3. Notice that when using a 12-MHz crystal, the clock signal may take several milliseconds to ramp up and become valid after power up. Therefore, the reset window may need to be elongated up to 10 ms or more to ensure that there is a 60-μs overlap with a valid clock.





www.ti.com 12-Apr-2010

#### **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is



provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **OTHER QUALIFIED VERSIONS OF TUSB3410 :**

• Automotive: [TUSB3410-Q1](http://focus.ti.com/docs/prod/folders/print/tusb3410-q1.html)

#### NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

#### **TAPE AND REEL INFORMATION**





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





TEXAS<br>INSTRUMENTS

www.ti.com 20-Jul-2010

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. QFN (Quad Flatpack No-Lead) Package configuration.

D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MO-220.



### RHB (S-PVQFN-N32)

## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters



# RHB (S-PVQFN-N32)

# PLASTIC QUAD FLATPACK NO-LEAD



All linear dimensions are in millimeters. NOTES:  $A$ 

- This drawing is subject to change without notice. **B.**
- Publication IPC-7351 is recommended for alternate designs. C.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



# **MECHANICAL DATA**

MTQF002B – JANUARY 1995 – REVISED MAY 2000







NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:



**TI E2E Community Home Page** [e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated