VIDEO AMP MERGED OSD PROCESSOR

The S1D2502A01 is a very high frequency video amplifier & wide range OSD processor 1 chip system with I²C Bus control used in monitors. It contains 3 matched R/G/B video amplifiers with OSD processor and provides flexible interfacing to I²C Bus controlled adjustment systems.



FUNCTIONS

- R/G/B video amplifier
- OSD processor
- I²C bus control
- Cut-off brightness control
- R/G/B sub contrast/cut-off control
- Half tone

FEATURES

VIDEO AMP PART

- 3-channel R/G/B video amplifier, 175MHz @f-3dB
- I²C bus control items
 - Contrast control: -38dB
 - Sub contrast control for each channel: -12dB
 - Brightness control
 - OSD contrast control: -38dB
 - Cut-off brightness control (AC coupling)
 - Cut-off control for each channel (AC coupling)
 - Switch registers for SBLK and video half tone and CLP/BLK polarity selection and INT/EXT CLP selection and generated CLP width control
- Built in ABL (automatic beam limitation)
- Built in video input clamp, BRT clamp
- Built in video half tone (3mode) function on OSD pictures
- Capable of 8.0Vp-p output swing
- Improvement of rise & fall time (2.2ns)
- Cut-off brightness control
- Built in blank gate with spot killer
- Clamp pulse generator
- OSD intensity
- BLK, CLP polarity selection
- Clamp gate with anti OSD sagging

ORDERING INFORMATION

Device	Package	Operating Temperature		
S1D2502A01-D0B0	32-DIP-600A	-20 °C — +75 °C		

OSD PART

- Built in 1K-byte SRAM
- 448 ROM fonts (each font consists of 12 × 18 dots.)
- Full screen memory architecture
- Wide range PLL available (15kHz 96kHz, Reference 800 X 600)
- Programmable vertical height of character
- Programmable vertical and horizontal positioning
- Character color selection up to 16 different colors
- Programmable background color (up to 16 colors)
- Character blinking, bordering and shadowing
- Color blinking
- Character scrolling
- Fade-in and fade-out
- Box drawing
- Character sizing up to four times
- 76.8MHz pixel frequency from on-chip PLL (Reference 800 X 600)



BLOCK DIAGRAM





Figure 1. Functional Block Diagram



PIN CONFIGURATION







Pin No.	Symbol	I/O	Configuration
1	VFLB	I	Vertical flyback signal
2	VSSA	-	Ground (PLL part)
3	VCO_IN_P	I	This voltage is generated at the external loop filter and goes into the input stage of the VCO.
4	VREF1	0	Charge pump output
5	VREF	0	PLL regulator filter
6	VDDA	-	+5V supply voltage for PLL part
7	CONT_CAP	-	Contrast control for AMP part
8	ABL	-	Auto beam limit.
9	GND3	-	Ground for video AMP part(for AMP control)
10	CLP_IN	-	Video clamp pulse input
11	VCC3	-	+12V supply voltage for video AMP part(for AMP control)
12	RIN	I	Video signal input (red)
13	VCC1	-	+12V supply voltage for video AMP(for main video signal process)
14	GIN	I	Video signal input (green)
15	GND1	-	Ground for video AMP part(for main video signal process)
16	BIN	I	Video signal input (blue)
17	BCLP	-	B output clamp cap
18	BOUT	0	Video signal output (blue)
19	GND2	-	Ground for video AMP part(for video output drive)
20	GCLP	-	G output clamp cap
21	GOUT	0	Video signal output (green)
22	VCC2	-	+12V supply voltage for video AMP part(for video output drive)
23	RCLP	-	R output clamp cap
24	ROUT	0	Video signal output (red)
25	BCT	-	B cut-off output
26	GCT	-	G cut-off output
27	RCT	-	R cut-off output
28	VSS	-	Ground for digital part
29	SCL	I	Serial clock (I ² C)
30	SDA	I/O	Serial data (I ² C)
31	VDD	-	+5V supply voltage for digital part
32	HFLB	I	Horizontal flyback signal

Table 1. Pin Configuration



PIN DESCRIPTION

Pin No	Pin Name	Schematic	Description
1	VFLB	VFLB	FLB signal is in TTL level
32	HFLB		Multi polarity input
3	VCO_IN_P	L.	PLL loop filter output
4	VPEF/		BandGap ref. output
5	VREF		
7	Contrast cap (CONT_CAP)	I ² C Data → 4.0K W ← 0 Vref	Contrast cap range (0.1uF — 5uF)
8	ABL_IN	Vref Vr	ABL input DC range (1 — 4.5V)

Table 2. Pin Description



Pin No	Pin Name	Schematic	Description
10	CLP_IN	VCC 50K	Multi polarity input Clamp gate pulse TTL level input
12	Red video input (RIN)	vcc vcc	Max input video signal is 0.7 Vpp
14	Green video input (GIN)		
16	Blue video input (BIN)	Video_In O.2K	
17	Blue (B clamp cap)	Ţ.	Brightness controlling actives by charging and discharging of the external cap. (0.1µF)
20	Green (G clamp cap)	0.2K	(During clamp gate)
23	Red (R clamp)	0.2K	

Table 2. Pin Description (Continued)



Pin No	Pin Name	Schematic	Description
18	Blue video output (BOUT)	∨сс Ҭ ≰ 0.05К	Video signal output
21	Green video output (GOUT)	0.5K 0.04K Video_Out	
24	Red video output (ROUT)	Isink	
27	Red cut-off control (RCT)	0.2K	Cut-off control output
26	Green cut-off control (GCT)	0-600uA 0-200uA 50uA 100uA	
25	Blue cut-off control (BCT)	\[\]\ \[\]\ \[\]\ \ \]\ \ \]\ \]	
29	SCL		Serial clock input port of I ² C bus
30	SDA		Serial data input port of I ² C bus
		V	

Table 2. Pin Description (Continued)



S1D2502A01

ABSOLUTE MAXIMUM RATINGS (see 1)

(Ta = 25 °C)

No	ltem	Symbol		Unit		
NO	nem	Symbol	Min	Тур	Max	Onic
1	Maximum supply voltage	V _{CC}	-	-	13.2	V
		V _{DD}	-	-	6.5	v
2	Operating temperature (see 2)	Topr	-20	-	75	°C
3	Storage temperature	Tstg	-65		150	°C
4	Operating supply voltage	V _{CCop}	11.4	12.0	12.6	V (see 3)
4	Operating supply voltage	V _{DDop}	4.75	5.00	5.25	v
5	Power dissipation	P _D	-	-		W

Table 3. Absolute Maximum Ratings

THERMAL & ESD PARAMETER

Table 4. Thermal & ESD Parameter

No	Item	Symbol		Unit		
NO	i i i i i i i i i i i i i i i i i i i	Cymbol	Min	Тур	Мах	Onic
1	Thermal resistance (junction-ambient)	θја	-	48	-	°C/W
2	Junction temperature	Tj	-	150	-	۵°
3	Human body model (C = 100p, R = 1.5k)	HBM	2	-	-	KV
4	Machine model (C = 200p, R = 0)	MM	300	-	-	V
5	Charge device model	CDM	800	-	-	V



ELECTRICAL CHARACTERISTICS

DC ELECTRICAL CHARACTERISTICS

(Tamb = 25 °C, V_{CC} = 12V, V_{DD} = V_{DDA} = 5V, ABL input voltage = 5V, HFLB input signal = S3, load resistors = 470Ω , except OSD part current 35mA, unless otherwise stated)

Perometer	Symbol	Conditions		Value		Unit
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Supply current	I _{CC} ^(see 4)		100	125	130	mA
Minimum supply current	I _{CC} min	V _{CC} = 11.4V	95	110	120	mA
Maximum supply current	I _{CC} max	V _{CC} = 12.6V	105	130	140	mA
ABS supply current	I _{CC} abs	V _{CC} = 13.2V	-	-	175	mA
Video input bias voltage	V bias		1.8	2.1	2.4	V
Video black level voltage (POR)	V blackpor		1.20	1.50	1.80	V
Black level voltage channel difference (POR)	Δ V blackpor (see 5)		Δ 10	-	-	%
Video black level voltage (FFH)	V blackff	04 = FFH ^(see 13)	2.2	2.7	3.2	V
Black level voltage channel difference (FFH)	Δ V blackff		Δ10	-	-	%
Video black level voltage (00H)	V black00	04 = 00H	-	0.2	0.5	V
Black level voltage channel difference (00H)	Δ V black00		Δ 10	-	-	%
Spot killer voltage	Vspot	V _{CC} = Var.	9.20	10.4	11.2	V
Cut-off current (FFH)	ICTff	Pin25, 26, 27 = 12V 09 — 0B: FFH 0C: 00H	500	625	750	μA
Cut-off current (00H)	ICT00	Pin25, 26, 27 = 12V 09 — 0C: 00H	-	2.0	5.0	μA
Cut-off brightness current (FFH)	ICTBRTff	Pin25, 26, 27 = 12V 09 — 0B: 00H 0C: FFH	100	180	260	μA
Cut-off brightness current (80H)	ICTBRT80	Pin25, 26, 27 = 12V 09 — 0B: 00H 0C: 80H	50	90	130	μA
Cut-off offset current 1	ICS1	Pin25, 26, 27 = 12V 09 — 0C: 00H 0E: 11H	25	50	75	μA


Table 5. DC Electrical Ch	aracteristics
---------------------------	---------------



Parameter	Symbol	Conditions	Value			Unit
Farameter	Symbol	Conditions	Min	Тур	Max	Unit
Cut-off offset current 2	ICS2	Pin25, 26, 27 = 12V 09 — 0C: 00H 0E: 12H	50	100	130	μΑ
Soft BLK output voltage	Vsblk	0D: 80H 0E: 14H	-	0.2	0.5	V
Clamp cap voltage (POR)	Vcap		6.0	7.0	8.0	V

Table 5. DC Electrical Characteristics (Continued)

Total external cut-off current range





AC ELECTRICAL CHARACTERISTICS

(Tamb = 25 °C, V_{CC} = 12V, V_{DD} = V_{DDA} = 5V, ABL input voltage = 5V, HFLB input signal = S3, load resistors = 470Ω , Vin = 0.7Vpp manually adjust video output pins 18, 21 and 24 to 4V DC for the AC test (see 11) unless otherwise stated ^(see 12))

Perometer	Symbol	Conditions		Value		Unit
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Contrast max. output voltage	Vcff	03, 05, 06, 07 = FFH	5.0	5.7	6.4	Vpp
Contrast max. output channel difference	Δ Vcff	04, 08 — 0C = 80H RGB input = S1	Δ 10	-	-	%
Contrast center output voltage	Vc80	03, 04, 08 ~ 0C = 80H	2.5	2.85	3.2	Vpp
Contrast center output channel difference	Δ Vc80	05, 06, 07 = FFH RGB input = S1	Δ 10	-	-	%
Contrast max Center attenuation	С	C = 20log (Vc80/Vcff)	-8	-6	-4	dB
Sub contrast center output voltage	Vd80	03 = FFH	2.3	2.6	2.9	Vpp
Sub contrast center output channel difference	Δ Vd80	04 — 0C = 80H RGB input = S1	Δ 10	-	-	%
Sub contrast min. output voltage	Vd00	03 = FFH, 05—07: 00H	1.3	1.6	1.9	Vpp
Sub contrast min. output channel difference	Δ Vd00	04, 08 — 0C = 80H RGB input = S1	Δ 10	-	-	%
Sub contrast max min. attenuation	D	D = 20log (Vd00/Vcff)	-14	-12	-10	dB
ABL control range	ABL	(see 15)	-12	-10	-8	dB
R/G/B video rising time (see 7)	tr (video)	03, 05 ~ 07: FFH	-	2.2	2.8	ns
R/G/B video falling time (see 7)	tf (video)	04, 08 ~ 0C: 80H RGB input = S2	-	2.2	2.8	ns
R/G/B blank output rising time (see 7)	tr (blank)	$03 = FFH$ $04 - 0C = 80H$ $RGB input = S1$ $03 = FFH, 05-07: 00H$ $04, 08 - 0C = 80H$ $RGB input = S1$ $D = 20log (Vd00/Vcff)$ (see 15) $03, 05 \sim 07: FFH$ $-04, 08 \sim 0C: 80H$	-	6.0	12.0	ns
R/G/B blank output falling time (see 7)	tf (blank)	HFLB: S4	-	8.0	15.0	ns
R/G/B video band width ^(see 7, 8)	f (-3dB)	(see 16)	175	-	-	MHz
Video AMP 50MHz cross talk	CT_50M (see7, 9)	(see 17)	-	-25	-20	dB
Video AMP 130MHz cross talk	CT_130M (see7, 9)	(see 18)	-	-15	-10	dB
Absolute gain match	Avmatch (see 6)		-1	-	1	dB
Gain change between amplifier	Avtrack (see 7)		-1	-	1	dB

Table 6. AC Electrical Characteristics



OSD ELECTRICAL CHARCTERISTICS

(Tamb = 25 °C, V_{CC} = 12V, V_{DD} = V_{DDA} = 5V, HFLB input voltage = S3, load rosistors = 470 Ω , V-AMP test registor's FBLK, OSD input conditions unless otherwise stated)

Parameter	Symbol Conditions	Value			Unit	
Farameter	Symbol	Conditions	Min	Тур	Max	
OSD contrast max. output voltage	Vocff	08 = FFH	5.4	6.4	7.4	Vpp
OSD contrast max. output channel difference	Δ Vocff	OSD RGB output conditions	Δ 10	-	-	%
OSD contrast center output voltage	Voc80	08 = 80H OSD RGB output conditions	2.7	3.2	3.7	Vpp
OSD contrast center output channel difference	Δ Voc80		Δ 10	-	-	%
R/G/B OSD rising time	tr (OSD)	08: FFH	-	4.0	5.0	ns
R/G/B OSD falling time	tf (OSD)		-	4.0	5.0	ns
HT video level	HTvideo	ABL = 6V	-6.0	-4.5	-3.0	dB
HT video output channel difference	∆ HTvideo	RGB input = S1 03, 05 — 08: FFH 0D: 01H OSD black conditions input HTvideo = 20log(V _{htvideo} /V _{cff})	Δ 15	-	-	%
HT OSD level	HTosd	ABL = 6V	-7.0	-5.5	-4.0	dB
HT OSD output channel difference	∆ HTosd	05 — 08: FFH 0D: 0FH OSD white condition input HTosd = 20log (V _{htosd} /V _{ocff})	Δ 15	-	-	%

Table 7. OSD Electrical Chaacteristics



OPERATION TIMINGS

Table 8. Operation Timings										
Parameter	Symbol	Min	Тур	Max	Unit					
Input Signal HFLB, VFLB										
Horizontal flyback signal frequency	f _{HFLB}	-	-	120	kHz					
Vertical flyback signal frequency	f _{VFLB}	-	-	200	Hz					
I ² C Interface SDA, SCL (Refer to Figu	ure 3)			•						
SCL clock frequency	f _{SCL}	-	-	300	kHz					
Hold time for start condition	t _{hs}	500	-	-	ns					
Set up time for stop condition	t _{sus}	500	-	-	ns					
Low duration of clock	t _{low}	400	-	-	ns					
High duration of clock	t _{high}	400	-	-	ns					
Hold time for data	t _{hd}	0	-	-	ns					
Set up time for data	t _{sud}	500	-	-	ns					
Time between 2 access	t _{ss}	500	-	-	ns					
Fall time of SDA	t _{fSDA}	-	-	20	ns					
Rise time of both SCL and SDA	t _{rSDA}	-	-	-	ns					




Figure 3. I²C Bus Timing Diagram



OSD PART ELECTRICAL CHARACTERISTICS

OSD PART DC ELECTRICAL CHARACTERISTICS

 $(Ta = 25 \circ C, V_{DDA} = V_{DD} = 5V)$

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{DD}	4.75	5.00	5.25	V
Supply current (no load on any output)	I _{DD}	-	-	25	mA
Input voltage	V _{IH}	0.8V _{DD}	-	-	V
-	V _{IL}	-	-	V _{SS} + 0.4	V
Output voltage	V _{OH}	0.8V _{DD}	-	-	V
$(lout = \pm 1mA)$	V _{OL}	-	-	V _{SS} + 0.4	V
Input leakage current	I _{IL}	-10	-	10	μA
VCO input voltage	V _{VCO}		2.5		V



NOTES:

- 1. Absolute maximum rating indicates the limit beyond which damage to the device may occur.
- Operating ratings indicate conditions for which the device is functional but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the electrical characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- 3. VCC supply pins 11, 13, and 22 must be externally wired together to prevent internal damage during VCC power on/off cycles.
- The supply current specified is the quiescent current for VCC1/VCC2 and VCC3 with RL = ∞, The supply current for VCC2 (pin 22) also depends on the output load.
- 5. Output voltage is dependent on load resistor. Test circuit uses $RL = 470\Omega$
- 6. Measure gain difference between any two amplifiers Vin = 700mVpp.
- 7. When measuring video amplifier bandwidth or pulse rise and fall times, a double sided full ground plane printed circuit board without socket is recommended. Video amplifier 50MHz cross talk test also requires this printed circuit board. The reason for a double sided full ground plane PCB is that large measurement variations occur in single sided PCBs.
- 8. Adjust input frequency from 10MHz (AV max reference level) to the -3dB frequency (f -3dB).
- Measure output levels of the other two undriven amplifiers relative to the driven amplifier to determine channel separation.
 Terminate the undriven amplifier inputs to simulate generator loading. Repeat test at fin = 50MHz for cross talk 50MHz.
- 10. A minimum pulse width of 200 ns is guaranteed for a horizontal line of 15kHz. This limit is guaranteed by design. if a lower line rate is used a longer clamp pulse may be required.
- 11. During the AC test the 4V DC level is the center voltage of the AC output signal. For example. If the output is 4Vpp the signal will swing between 2V DC and 6V DC.
- 12. These parameters are not tested on each product which is controlled by an internal qualification procedure.
- 13. The conditions block's 03, 04, 05... etc. signify sub address' 0F03, 0F04, 0F05... etc.
- 14. Sub address 0F03, 0F05 ~ 0F07: FFH
 - 0F04, 0F08 ~ 0F0C: 80H

```
RGB input = S1,
```

When the ABL input voltage is 0V, the R/G/B's output voltage is VR/VG/VB and uses the formula ABLR = $20\log (VR/V_{cffR})$ 15. OSD TST mode = High, CLP operation off,

RGB input = S5 (frequency sweep), RGB input clamp cap = 2.1V DC, RGB clamp cap (pin 23/20/17) = Vcap voltage (7.0V), S5's frequency 1MHz \rightarrow 130MHz sweep, -3dB point = 20log (V_{130MHz}/V_{1MHz}) 03, 05 ~ 07: FFH 04, 08 ~ 0C: 80H 0F: 80H 16. OSD TST mode = High, CLP operation off,

16. OSD TST mode = Hign, CLP operation off, RGB input clamp cap = $2.1 \vee$ DC, RGB clamp cap (pin 23/20/17) = Vcap voltage (7.0V), 03, 05 ~ 07: FFH 04, 08 ~ 0C: 80H 0F: 80H R input = S5 (50MHz) CT_50M = 20log (V_{outG}/V_{outR}) or 20log (V_{outB}/V_{outR})

17. OSD TST mode = High, CLP operation off, RGB input clamp cap = 2.1V DC, RGB clamp cap (pin 23/20/17) = Vcap voltage (7.0V), 03, 05 ~ 07: FFH 04, 08 ~ 0C: 80H 0F: 80H R input = S5 (130MHz) CT_150M = 20log (V_{outG}/V_{outR}) or 20log (V_{outB}/V_{outR})



TEST SIGNAL FORMAT




Table 10. Test Signal Format

- S1, S2 signal's low level must be synchronized with the S3 signal's sync. term.
- The input signal level uses the IC pin as reference.



TEST CIRCUIT




Figure 4. Test Circuit



S1D2502A01

FUNCTIONAL DESCRIPTIONS

DATA TRANSMISSION

The interface between S1D2502A01 and MCU follows the I²C protocol. After the starting pulse, the transmission takes place in the following order: Slave address with R/W bit, 2-byte register address, 2-byte data, and stop condition. an acknowledge signal is received for each byte, excluding only the start/stop condition. The 2-byte register address is composed of an 8-bit row address, and an 8-bit column address. The order of transmission for a 2-byte register address is 'Row address \rightarrow Column address'. The 2 bytes of data is because S1D2502A01 has a 16-bit base register configuration. S1D2502A01's slave address is BAh. It is BBh in read mode, and BAh in write mode.

Address Bit Pattern for Display Registers Data

(a) row address bit pattern

R3 - R0: Valid data for row address

A15	A14	A13	A12	A11	A10	A9	A8
Х	Х	Х	Х	R3	R2	R1	R0

(b) Column address bit pattern

C4 - C0: Valid data for column address

A7	A6	A5	A4	A3	A2	A1	A0
Х	Х	Х	C4	C3	C2	C1	C0

X:Don't care bit

Data Transmission Format

 $\begin{array}{l} \text{Start} \rightarrow \text{Slave address} \rightarrow \text{ACK} \rightarrow \text{Row address} \rightarrow \text{ACK} \rightarrow \text{Column address} \rightarrow \text{ACK} \\ \text{Data byte N} \rightarrow \text{ACK} \rightarrow \text{Data byte N+1} \rightarrow \text{ACK} \rightarrow \text{Stop} \end{array}$

Figure 5. Data Transmission Format at Writing Operation

 $\begin{array}{l} \text{Start} \rightarrow \text{Slave address} \rightarrow \text{ACK} \rightarrow \text{Row address} \rightarrow \text{ACK} \rightarrow \text{Column address} \rightarrow \text{ACK} \rightarrow \text{Stop} \\ \text{Start} \rightarrow \text{Slave address} \rightarrow \text{ACK} \rightarrow \text{Data byte N} \rightarrow \text{ACK} \rightarrow \text{Data byte N+1} \rightarrow \text{ACK} \rightarrow \text{Stop} \\ \end{array}$

Figure 6. Data Transmission Format at Reading Operation






Figure 7. SDA line and SCL line (Write Operation)




Figure 8. SDA line and SCL line (Read Operation)



Preliminary VIDEO AMP MERGED OSD PROCESSOR FOR MONITORS

MEMORY MAP




Figure 9. Memory Map of Display Registers

The display RAM's address of the row and column number are assigned in order. The display RAM is composed of 4 register groups (character & attribute register, row attribute register, frame control register, and V-AMP control register).

The display area in the monitor screen is 30 column \times 15 row, so the related character & attribute registers are also 30 column \times 15 row. Each register has a character address and characteristics corresponding to the display location on the screen, and one register is composed of 16 bits. The lower 9 bits select the font from the 448 ROM fonts, and the upper 7 bits give font characteristics to the selected font.

The row attribute register takes up the display RAM's 31st column. It provides raster color, raster color intensity, character color intensity, horizontal & vertical character size, box, border, and shadow features in units of row.

The frame control registers are in the 16th row. It controls OSD's display location, character height, scroll, and fade-in/out in units of frame.

The V-AMP control registers are also located in the 16th row.



Γ

REGISTER DESCRIPTION

F	Е	D	С	В	Α	9	8	7	6	5	4	3	2		0
BINV	BOX1	BOX0	В	G	R Bli	nk/Fint		C7	C6	C5	C4	C3	C2	C1	C0
<		Chara	cter Att	ribute			•		Cha	racter	Code	(448 f	onts)		
♦ Rov	v Attri	bute R	egiste	r: Row	/00 ~ 1	4, Col	umn3	0							
F	E	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
-	BREN	INTE	CBil	BOXE	BORD			RG	RR		CINT			VZ1	VZC
							← Ra	ister C	olor →	+ Inte	nsity→	∢ — C	harac	ter Si	ze —
♦ Fra	me Co	ontrol F	Registe	er 0: R	ow15,	Colum	nn00								
F	Е	D	C	В	Α	9	8	7	6	5	4	3	2	1	0
-	Fde	FdeT	VPOL	HPOL	-	-	-	-	Erase	EN	Scrl	ScrT	Bli1	Bli0	BliT
♦ Fra	me Co	ontrol F	Registe	ər 1: R	ow15,	Colum	nn01								
F	Е	D	Č	В	Â	9	8	7	6	5	4	3	2	1	0
CP1	CP0	Fpll	HF2	HF1	HF0	dot1	dot0	-	FBLK	CH5	CH4	CH3	CH2	CH1	CHO
•			PLL (Control			,			- (Charao	cter He	eight (Contro	- Ic
								•							
♦ Fra	me Co	ontrol F	Registe	er 2: R	ow15,	Colum	nn02	Ĩ		•					
♦ Fra	me Co E	ontrol F D	Registe C	er 2: R B	ow15 , A	Colum 9	n 02 8	7	6	5	4	3	2	1	0
			-					1		5 VP5	4 VP4	3 VP3	1		0
F	Е	D HP5	C HP4	В	A HP2	9	8	1		VP5		VP3	VP2	1	0
F	Е	D HP5	C HP4	B HP3	A HP2	9	8	1		VP5	VP4	VP3	VP2	1	0
F HP7	E HP6	D HP5 Horiz	C HP4 ontal S	B HP3 tart Po	A HP2 sition	9 HP1	8 HP0	VP7		VP5	VP4	VP3	VP2	1	0
F HP7 ◀ ◆ V-A	E HP6	D HP5 Horize	C HP4 ontal S	B HP3 tart Po	A HP2 sition	9 HP1	8 HP0	VP7		VP5	VP4	VP3	VP2	1	0
F HP7 ◀ ◆ V-A	E HP6	D HP5 Horize	C HP4 ontal S	B HP3 tart Po	A HP2 sition	9 HP1	8 HP0	VP7		VP5	VP4	VP3	VP2	1	0
F HP7 • • V-A Col	E HP6 .MP Co umn03	D HP5 Horizo ontrol 3	C HP4 ontal S Regist	B HP3 tart Po er: Ro	A HP2 sition w15, C	9 HP1 olumr	8 HP0	VP7	VP6 6	VP5 Verti	VP4 ical St	VP3 art Po	VP2 sition 2	1 VP1	0 VP(
F HP7 ♦ V-A Coli F -	E HP6 MP C umn0 E -	D HP5 Horizo ontrol 3 D -	C HP4 ontal S Regist	B HP3 tart Po er: Ro	A HP2 sition w15, C	9 HP1 olumr	8 HP0	VP7 15 7	VP6 6	VP5 Verti 5 VC5	VP4 ical St	VP3 art Po 3 VC3	VP2 sition 2 VC2	1 VP1 1	0 VP(
F HP7 ♦ V-A Coli F -	E HP6 .MP Co umn03	D HP5 Horizo ontrol 3 D -	C HP4 ontal S Regist	B HP3 tart Po er: Ro	A HP2 sition w15, C	9 HP1 olumr	8 HP0	VP7 15 7	VP6 6	VP5 Verti 5 VC5	VP4 ical St 4 VC4	VP3 art Po 3 VC3	VP2 sition 2 VC2	1 VP1 1	0 VP(
F HP7 V-A Colu F - Colu	E HP6 MP C umn03 E - umn04	D HP5 Horiza ontrol 3 D - 4	C HP4 ontal S Regist C -	B HP3 tart Po er: Ro B 	A HP2 sition w15, C A -	9 HP1 olumr 9 -	8 HP0 103 ~	VP7 15 7 VC7 7 7	6 VC6 6	VP5 Verti 5 VC5 Co	VP4 ical St 4 VC4 intrast	VP3 art Po 3 VC3 Contr 3	VP2 sition 2 VC2 ol 2	1 VP1 	0 VPC 0 VCC
F HP7 ◆ V-A Coli F - Coli F -	E HP6 umn0: E - umn0: E -	D HP5 Horizo 0ntrol 3 D - 4 D -	C HP4 ontal S Regist C -	B HP3 tart Po er: Ro B 	A HP2 sition w15, C A -	9 HP1 olumr 9 -	8 HP0 103 ~ 1 8 -	VP7 15 7 VC7 7 7	6 VC6 6	VP5 Verti 5 VC5 Co 5 BRT5	VP4 ical St 4 VC4 ntrast 4 BRT4	VP3 art Po 3 VC3 Contr 3 BRT3	VP2 sition 2 VC2 ol 2 BRT2	1 VP1 	0 VPC 0 VCC
F HP7 ◆ V-A Coli F - Coli F -	E HP6 umn03 E - umn04 E - umn04	D HP5 Horizo 0ntrol 3 D - 4 D -	C HP4 ontal S Regist C -	B HP3 tart Po er: Ro B 	A HP2 sition w15, C A -	9 HP1 olumr 9 -	8 HP0 103 ~ 1 8 -	VP7 15 7 VC7 7 7	6 VC6 6	VP5 Verti 5 VC5 Co 5 BRT5	VP4 ical St 4 VC4 intrast	VP3 art Po 3 VC3 Contr 3 BRT3	VP2 sition 2 VC2 ol 2 BRT2	1 VP1 	0 VPC 0 VCC
F HP7 ◆ V-A Coli F - Coli F -	E HP6 umn0: E - umn0: E -	D HP5 Horizo 0ntrol 3 D - 4 D -	C HP4 contal S Regist C -	B HP3 tart Po er: Ro B 	A HP2 sition w15, C A -	9 HP1 olumr 9 -	8 HP0 103 ~ 8 - 8 - 8 -	VP7 15 7 VC7 - BRT7 - 7 - 7	6 VC6 BRT6 6	VP5 Verti 5 VC5 Co 5 BRT5 Bri 5	VP4 ical St 4 VC4 ontrast 4 BRT4 ghtnes 4	VP3 art Po 3 VC3 Contr 3 BRT3 ss Cor 3	VP2 sition 2 VC2 ol 2 BRT2 ntrol 2	1 VP1 1 VC1 1 BRT1 1	0 VPC 0 VCC 0 1 BRT
F HP7 ♦ V-A Colu F - Colu F - Colu	E HP6 umn03 E - umn04 E - umn04	D HP5 Horiz 000000000000000000000000000000000000	C HP4 Dontal S Regist C -	B HP3 tart Po er: Ro B B 	A HP2 sition w15, C A - A -	9 HP1 olumr 9 - 9 -	8 HP0 103 ~ 8 -	VP7 15 7 VC7 - BRT7 - 7 - 7	6 VC6 BRT6 6	VP5 Verti 5 VC5 Co 5 BRT5 Bri	VP4 ical St 4 VC4 ontrast 4 BRT4 ghtnes 4	VP3 art Po 3 VC3 Contr 3 BRT3 ss Cor 3	VP2 sition 2 VC2 ol 2 BRT2 ntrol 2	1 VP1 1 VC1 1 BRT1 1	0 VPC 0 VCC 0 1 BRT
F HP7 ♦ V-A Coli F - Coli F - Coli F -	E HP6 umn0: E umn0: E - umn0: E -	D HP5 Horiz 0 0 1 3 D - 4 5 5 D -	C HP4 Dontal S Regist C -	B HP3 tart Po er: Ro B B 	A HP2 sition w15, C A - A -	9 HP1 olumr 9 - 9 -	8 HP0 103 ~ 8 - 8 - 8 -	VP7 15 7 VC7 - BRT7 - 7 - 7	6 VC6 BRT6 6 RSB6	VP5 Verti 5 VC5 Co 5 BRT5 Bri 5	VP4 ical St VC4 ntrast 4 BRT4 ghtne: 4 RSB4	VP3 art Po 3 VC3 Contr 3 BRT3 ss Cor 3 RSB3	VP2 sition 2 VC2 ol 2 BRT2 ntrol 2 RSB2	1 VP1 	0 VPC 0 VCC 0 1 BRT
F HP7 ← Coli F - Coli F - Coli F - Coli	E HP6 umn0: E - umn0: E - umn0: E - umn0:	D HP5 Horiz 000000000000000000000000000000000000	C HP4 ontal S Regist C - C - C -	B HP3 tart Po er: Ro B B B 	A HP2 sition w15, C A - - A - A -	9 HP1 9 9 9 	8 HP0 103 ~ 1 8 - 8 - 8 -	VP7 15 7 VC7 - BRT7 - RSB7 - -	6 VC6 BRT6 6 RSB6	VP5 Verti 5 VC5 Co 5 BRT5 Bri 5 RSB5 R SUI	VP4 ical St VC4 ntrast 4 BRT4 ghtnes 4 RSB4 3 Con	VP3 art Po 3 VC3 Contr 3 BRT3 ss Cor 3 RSB3 trast C	VP2 sition 2 VC2 ol 2 BRT2 ntrol 2 RSB2 Contro	1 VP1 	0 VPC 0 VCC 0 1 BRT 0 1 RSB
F HP7 ♦ V-A Coli F - Coli F - Coli F -	E HP6 Umn03 E - Umn04 E - umn04 E C - Umn04 E C -	D HP5 Horiz 0 0 1 3 D - 4 5 5 D -	C HP4 Dontal S Regist C -	B HP3 tart Po er: Ro B B 	A HP2 sition w15, C A - A -	9 HP1 olumr 9 - 9 -	8 HP0 103 ~ 8 - 8 - 8 - 8 - 8 -	VP7 15 7 VC7 - 7 BRT7 - 7 RSB7 - 7 7	6 VC6 BRT6 6 RSB6 6	VP5 Verti 5 VC5 Co 5 BRT5 Bri 5 RSB5 R SUI 5	VP4 ical St 4 VC4 ntrast 4 BRT4 ghtnes 4 RSB4 B Con 4	VP3 art Po 3 VC3 Contr 3 BRT3 ss Cor 3 RSB3 trast C 3	VP2 sition 2 VC2 ol 2 BRT2 ntrol 2 RSB2 Contro 2	1 VP1 	0 VPC 0 VCC 0 1 BRT 0 1 RSB
F HP7 ← Coli F - Coli F - Coli F - Coli	E HP6 umn0: E - umn0: E - umn0: E - umn0:	D HP5 Horiz 000000000000000000000000000000000000	C HP4 ontal S Regist C - C - C -	B HP3 tart Po er: Ro B B B 	A HP2 sition w15, C A - - A - A -	9 HP1 9 9 9 	8 HP0 103 ~ 1 8 - 8 - 8 -	VP7 15 7 VC7 - 7 BRT7 - 7 RSB7 - 7 7	6 VC6 BRT6 6 RSB6 6 GSB6	VP5 Verti 5 VC5 Co 5 BRT5 Bri 5 RSB5 R SUI	VP4 ical St 4 VC4 ontrast 4 BRT4 ghtnes 4 RSB4 3 Con 4 GSB4	VP3 art Po 3 VC3 Contr 3 BRT3 ss Cor 3 RSB3 trast C 3 GSB3	VP2 sition 2 VC2 ol 2 BRT2 ntrol 2 RSB2 Contro 2 GSB2	1 VP1 1 VC1 1 BRT1 1 RSB1 I I I GSB1	0 VPC 0 VCC 0 1 BRT 0 1 RSB



Col	umn 07														
F	Е	D	С	В	А	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	BSB7	BSB6	BSB5	BSB4	BSB3	BSB2	BSB1	BSB0
Col	umn08							•		E	B SUB	Cont	rol		
F	E	D	С	В	А	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-								OSD0
						I		•				ast Co			>
	umn 09							I		000	00110	401 01			I
F	E	D	С	В	А	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	RWB7	RWB6	RWB5	RWB4	RWB3	RWB2	RWB1	RWB0
Cal	umn10							•		R(Cut-of	f Conti	rol		
F	E	D	С	В	А	9	8	7	6	5	4	3	2	1	0
-	- 1	-	-	-	-	-	-								IGWB0
									020			f Cont			
Col	umn11							r		0.	Sut-On	Cont			
F	E	D	С	В	А	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	BWB7	BWB6	BWB5	BWB4	BWB3		BWB1	BWB0
								•		BO	Cut-off	Cont	rol		
Col	umn12							1							I
F	Е	D	С	В	А	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	CUT7	CUT6	CUT5	CUT4	CUT3	CUT2	CUT1	CUT
								•	— (Cut-off	Brigh	tness	Contro	ol —	
Col	umn13														
F	Е	D	С	В	А	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	SB	HS6	HS5	HS4	HS3	HS2	HS1	HT
								←	Ha	lf Tone	e & So	oft Blar	nk Cor	ntrol	
Col	umn14														
F	E	D	С	В	A	9	8	7	6	5	4		2	1	0
-	-	-	-	-	-	-	-	CLPS		BLKP				CS2	
•								4	Cla	amp, F	Polarity	/ & Off	set Co	ontrol	
	umn15 ⊨	П	C	в	Δ	q	•	7	c	~	A	2	~	4	0
F		D	- -	В	A	9	8		6	5	4	TST	∠ HS9	HS8	U HS7
-	-	-	-	-	-	-	-	-	-	-	-				
													Half 7	Tone C	ontrol

Figure 10. Register Description



Table 11	Register	Description	
	Negister	Description	

Registers	Bits				Desc	ription						
Character &	C8 — C0	Character coc	le addre	ess								
Attribute Registers	(Bit 8 — 0)	This is the add	dress of	448 RC	DM fonts	S.						
(Row 00 — 14,	Blink/FINT	Character blin	king/for	nt intens	sity							
Column 00 — 29)	(Bit 9)	If row attribute register's INTE bit is set to '1', this bit carries out the font										
		intensity feature, and if not, the character blinking feature instead. In other words, to carry out character blinking, set the INTE bit to '0'. Select frame										
			-		-	g time, and select Bli1, Bli0 Bit as						
		blinking duty.	blinking duty. When giving intensity in units of font, refer to the table below.									
		Blink/FINT	INTE	RINT	CINT	Function						
		0	0	-	-	Normal						
		0	1	-	-	Normal						
		1	0	-	-	Blink						
		1	1	0	1	Character intensity						
		1	1	1	0	Raster intensity						
		1	1	1	1	Character & raster intensity						
	B, G, R	Character color										
	(Bit C — A)	The character color is chosen from 16 colors using these 3 bits and the row attribute register's CINT bit.										
	BOX1, BOX0	Character box drawing										
	(Bit E, D)			-		using these 2 bits in combination. The re shown below.						
		box drawings	possibil									
				BOXO								
				BOXT	0	1						
				0	BOX OF	F A						
					_							
				1	A	A						
		Refer to row a	attribute	register	's 'BOX	E' bit.						
	BINV	Box inversion										
	(Bit F)	The white box using BOX1, I		lack and	d black	box turns white in the box drawing						



Registers	Bits			Description					
Row Attribute	VZ1, VZ0	Vertical cl	naracter s	ize control					
Registers	(Bit 1, 0)	VZ1	VZ0	Vertical Character Size	7				
(Row00—14, Column30)		0	0	1X (1 time)	-				
		0	1	2X (2 times)	-				
		1	0	3X (3 times)	-				
		1	1	4X (4 times)	-				
	HZ1, HZ0	bits in cor	nbination.	ne vertical character size is de	ecided by using these two				
	(Bit 3, 2)		1		7				
		HZ1	HZ0	Horizontal Character Size	_				
		0	0	1X (1 time)					
		0	1	2X (2 times)					
		1	0	3X (3 times)					
		1	1	4X (4 times)					
		As shown above, the horizontal character size is decided by using these two bits in combination. However, unlike VZ, the surrounding area (row) is taken over in the amount of the HZ increase, so you must keep that in mind when changing font size. Refer to Character Size.							
	CINT	Character	color inte	ensity					
	(Bit 4)	When this bit is set to '1', the color intensity of the character on the san row becomes high. Refer to BLINK/FINT, INTE, RINT, and CINT's combination chart in the previous page. (Even if you change this bit, yo can't check the intensity feature on the demo board. This is because the OSD IC's output INT is applied as the video Pre Amp's input, and the de board doesn't apply the OSD IC's INT output to the Pre Amp.)							
	RINT	Raster co	lor intensi	ty					
	(Bit 5)	When this bit is set to '1', the color intensity of the raster on the s becomes high. Refer to BLINK/FINT, INTE, RINT, and CINT's co chart in the previous page. (Like CINT given above, you can't che feature on the demo board.)							

Table 11. Register Description (Continued)



Registers	Bits	Description
Row Attribute	RB, RG, RR	Raster color is determined by these bits
Registers (Row00 — 14, Column30)	(Bit 8 — 6)	The raster color is chosen from out of 16 colors using these 3 bits and the row attribute register's 'RINT' bit. If 'BOXE' Bit is not '1', the setting of these three bits have no meaning. Refer to 'BOXE' bit shown below.
	SHA	Character shadowing Character shadowing feature is carried out if you set this bit to '1'.
	BORD	Character bordering Character bordering feature is carried out if you set this bit to '1'.
	BOXE	BOX enable
	(Bit B)	If you set this bit to '1', it uses the character & attribute register's 'BINV', 'BOX1', and 'BOX0' bits to carry out box drawing, and if you set it to '0', the character & attribute register's bits F~D (BINV, BOX1, BOX0) act as each raster color's B, G, and R. This has higher priority than selection by setting RB, RG, and RR bits. In other words, if the BOXE bit is set to '0', the character & attribute register's BINV, BOX1, and BOX0 each do the function of RB, RG, and RR to decide the raster color, and the original row attribute register's RB, RG, and RR don't do anything.
	CBli	Color blink enable
	(Bit C)	If this bit is '1', the color blinking effect is applied. Color blinking is instead of normal blinking, 8 colors appear in order in the font's character part. Its time and duty is controlled by 'BliT', 'Bli1', and 'Bli0', like in character blinking.
	INTE	Intensity enable
	(Bit D)	Refer to the table on the combination of BLINK/FINT, INTE, RINT, and CINT bits in the explanation of the character & attribute register's BLINK/FINT bit.
	BREN	Back raster enable
	(Bit E)	If the BREN bit is '1' and the raster color is black, the raster is transparent. That is, the video back raster is shown. If not, the OSD raster covers the video's back raster. Refer to other color effect.
	Bit F	Reserved

Table 11. Register Description (Continued)



Registers	Bits			Description							
Frame Control	BliT	Blink time	control								
Registers — 0	(Bit 0)	If this bit is	s '1', blink	time is 0.5sec, and if not,	1sec.						
(Row 15, Column 00)	Bli1, Bli0 (Bit 2 — 1)	Blinking duty control As the font blinks, there is a time when it is visible and invisible on screen.									
	(bil 2 — 1)	Blinking d decided b	uty is the r y the coml	atio of the invisible time to	o the visible time, and is In other words, blinking duty						
		Bli1	Bli0	Blinking Duty							
		0	0	Blink Off							
		0	1	Duty 25%							
		1	0	Duty 50%							
		1	1	Duty 75%							
	ScrT	Scroll time control									
	(Bit 3)	If this bit is '1', scroll time is 0.5sec, and if not, 1sec.									
	Scrl	Scroll enable									
	(Bit 4)	Scrolling effect is controlled by this bit. If this bit is '1', scrolling effect is enabled. You must remember that scrolling can be turned on/off only when OSD is enabled/disabled.									
	EN	OSD enable									
	(Bit 5)	not output the OSD a	t inspite of after setting	writing control data. We r	ords, if this bit isn't '1'OSD is recommend that you enable ch as the character & attribute ming.						
	Erase	RAM eras	-								
	(Bit 6)	attribute r	egisters) is	AM data (character & attr erased. The time spent ir which can be calculated a	n carrying out this operation is						
		Erasing	time = RA	M clock $ imes$ 480 (RAM cell r	ו.)						
			ck = 12 dc								
				requency)							
		Dot frequency = Horizontal frequency × resolution (mode)									
		Therefore, the maximum erasing time value is:									
		(Erasing Time) _{MAX} = $(12 \times 480) / (15k \times 320) = 1.2ms$									

Table 11. Register Description (Continued)



Registers	Bits	Description
Frame Control	HPOL	Polarity of horizontal fly back signal
Registers — 0 (Row 15,	(Bit B)	If this bit is '1', HFLB's polarity is positive, and if '0', it is negative. In other words, this bit is set to '1' if active high, and '0' if active low.
Column 00)	VPOL	Polarity of vertical fly back signal
	(Bit C)	If this bit is '1', VFLB's polarity is positive, and if '0', it is negative. In other words, this bit is set to '1' if active high, and '0' if active low.
	FdeT	Fade-in and fade-out time control
	(Bit D)	If this bit is '1', fade-in/fade-out time is 0.5sec. If not, it is 1sec.
	Fde (Bit E)	Fade-in and fade-out enable This feature is enabled when this bit is '1'. The effect where the display goes from the center to the outside, or from the outside to the center in units of font, is called fade-in/fade-out. Refer to fade-in/fade-out. You must remember that fade-in/fade-out, like scrolling on/off, only occurs when OSD enabled/disabled.
	Bit F	Reserved.

Table 11. Register Description (Continued)

The purpose of bits 'HPOL', and 'VPOL' is to provide flexibility when using the S1D2502A01 IC. No matter which polarity you choose for the input signal, the IC will handle them identically, so you can select active high or active low according to your convenience.



Registers	Bits			Description							
Frame Control Registers — 1 (Row 15, Column 01)	CH5 — CH0 (bit 5 — 0)	absolute s to output 0	purpose of the OSD of a u	of VZ[1:0] (vertical character h character, the purpose of CH uniform size even if the resolut	[5:0] (Character Height) is tion changes. If you adjust						
		is decided line is rep to charact	l (standard eated. For er height.		nce value), by which the						
	FBLK	Selection of the FBLK output pin's configuration									
	(bit 6)	while the raster are	character output as	on's FBLK, if this bit is '0', the and raster are being displaye they are. If this bit is '1', the F	d and the character and BLK pin output becomes						
		high only when character is being displayed, so only the character is output. Refer to 'Figure 11. Character/raster signal part.									
	dot1, dot0 (bit 9, 8)	Resolution		-							
	(611 9, 0)	Dot1	Dot0	No. of Dots							
		0	0	320 dots/line							
		0	1	480 dots/line							
		1	0	640 dots/line							
		1	1	800 dots/line							
				ne number of dots per horizon ne two bits.	tal line is decided by a						
	HF2—HF0	Horizonta	l frequenc	ÿ							
	(bit C — A)	This is rel express th	PLL's horizontal frequency is decided by the combination of these 3 bits. This is related to the selection of DOT[1:0], so you can't numerically express the frequency range with only the HF[2:0] selection. For more information, please refer to HF Bits Selection.								
	FPLL	Full range	PLL								
	(bit D)	96MHz). I explained	f it is '0', it above. if	DSD_PLL block's VCO operate t operates within the region de you can't optimize OSD scree a may set the FPLL bit to '1'.	ecided by the HF bit [C:A]						



Registers	Bits		Description							
Frame Control Registers — 1 (Row 15, Column 01)	CP1, CP0	This is the	Charge pump output current control This is the PLL block's internal phase detector output status, converted i current. Refer to PLL control.							
		CP1 CP0 Charge Pump Current								
		0	0	0.50 mA						
		0	1	0.75 mA						
		1	0	1.00 mA						
		1	1	1.25 mA						
		The outpu	ıt is decide	ed by the combination of thes	e two bits.					

Tabel 4. Register Description (Continued)

FBLK bit setting is explained at the figure below.




Figure 11. Character/Raster Signal Part



Registers	Bits	Description
Frame Control	VP7 — VP0	Vertical start position control (= $VP[7:0] \times 4$)
Registers — 2		Signifies top margin height from the V-Sync reference edge.
(Row 15,	HP7 — HP0	Horizontal start position control (= HP[7:0] \times 6)
Column 02)		Signifies delay of the horizontal display from the H-Sync reference edge to the character's 1st pixel location.
V-AMP Control Registers — 0	VC7 — VC0 (bit7 — 0)	The contrast adjustment is made by controlling simultaneously the gain of three internal variable gain amplifiers.
(Row 15, Column 03)		The contrast adjustment allows to cover a typical range of 38dB.
V-AMP Control Registers — 1 (Row 15, Column 04)	BRT7 — BRT0 (bit7 — 0)	The brightness adjustment controls to add the same black level (pedestal) to the 3-channel R/G/B signals after contrast amplifier.
V-AMP Control	RSB7 — RSB0	R channel SUB contrast control.
Registers — 2 (Row 15,	(bit7 — 0)	The SUB contrast adjustment is used to adjust the white balance, and the gain of each channel is controlled.
Column 05)		The SUB contrast adjustment allows you to cover a typical tange of 12dB.
V-AMP Control	GSB7 — GSB0	G channel SUB contrast control.
Registers - 3 (Row 15,	(bit7 — 0)	The SUB contrast adjustment is used to adjust the white balance, and the gain of each channel is controlled.
Column 06)		The SUB contrast adjustment allows you to cover a typical tange of 12dB.
V-AMP Control	BSB7 — BSB0	B channel SUB contrast control.
Registers - 4 (Row 15,	(bit7 — 0)	The SUB contrast adjustment is used to adjust the white balance, and the gain of each channel is controlled.
Column 07)		The SUB contrast adjustment allows you to cover a typical tange of 12dB.
V-AMP Control Registers - 5	OSD7 — OSD0 (bit7 — 0)	The OSD contrast adjustment is made by controlling simultaneously the gain of three internal variable gain amplifiers.
(Row 15, Column 08)		The OSD contrast adjustment allows to cover a typical range of 38dB.
V-AMP Control	RWB7 — RWB0	R channel cut-off control.
Registers - 6	(bit7 — 0)	The cut-off adjustment is used to adjust the raster white balance.
(Row 15,		
Column 09)		
V-AMP Control	GWB7 — GWB0	G channel cut-off control.
Registers - 7	(bit7 — 0)	The cut-off adjustment is used to adjust the raster white balance.
(Row 15,		
Column 10)		

Tabel 4. Register Description (Continued)



Registers	Bits				Des	scription	1					
V-AMP Control	BWB7 — BWB0	B chann	el cut-off	control.								
Registers - 8	(bit7 — 0)	The cut-	off adjus	tment B	used to	adjust th	e raster	white balance	Э.			
(Row 15,												
Column 11)												
V-AMP Control	CUT7 — CUT0	The cut-				is made	by simu	ultaneously co	ontrolling			
Registers - 9 (Row 15,	(bit7 — 0)	line exter	nai cut-c	n currer	π.							
Column 12)												
V-AMP Control	HT	Video & OSD half tone enable.										
Registers - 10	(bit 0)	If you set this bit to '1', the half tone function is on.										
(Row 15,		Then you can see the video signal & OSD raster.										
Column 13)	HS3 — HS1	HS3 — H	HS1 bits	select O	SD raste	er color 1	l to be h	alf tone.				
	(bit3 — 1)	To carry	out half	tone fund	ction, se	t the HT	bit to '1'					
						OSD		Raster				
		HS3	HS2	HS1	G	R	В	Color 1	POR			
		0	0	0	0	0	0	Black	0			
		0	0	1	0	0	1	Blue				
		0	1	0	0	1	0	Red				
		0	1	1	0	1	1	Magenta				
		1	0	0	1	0	0	Green				
		1	0	1	1	0	1	Cyan				
		1	1	0	1	1	0	Yellow				
		1	1	1	1	1	1	White				
	HS6 — HS4	HS6 — I	JQ1 hito		SD root	or color () to bo b	olf tono				
	(bit6 — 4)	To carry										
	(1				
		HS6	HS5	HS4	G	OSD R	в	Raster Color 2	POR			
		0	0	0	0	0	0	Black	0			
		0	0	1	0	0	1	Blue				
		0	1	0	0	1	0	Red				
		0	1	1	0	1	1	Magenta				
		1	0	0	1	0	0	Green				
		1	0	1	1	0	1	Cyan				
		1	1	0	1	1	0	Yellow				
		1	1	1	1	1	1	White				
	SB	Soft blar	-			4						
	(bit 7)	If you se	t this bit	1, the F	k/G/B ou	tputs go	to GND					

Tabel 4. Register Description (Continued)



V-AMP Control Registers - 11 (Row 15, Column 14) CS2 — CS1 (bit 1 — bit0) Cut-off offset current control Image: Column 14) Image: CS2 — CS1 (bit 1 — bit0) Cut-off offset Current POR 0 0 0 0 0 POR 0 0 0 POR 0 0 Image: Column 14) Image: CS2 — CS1 0 0 0 Cut-off offset Current POR 0 0 0 POR 0 0 POR 0 0 POR 0 0 Image: Column 14) Image: CS2 — CS1 0 0 Cut-off offset Current POR 0 0 POR 0 0 Image: CS2 - CS1 0 0	Registers	Bits				Des	scription	1		
(Row 15, Column 14) (Row 15, Column 14) (Row 15, Column 14) (Row 15, Column 15) (Row 15, Column 16) (Row 16, Column 16)			Cut-off o	ffset cur	rent cont	rol				
Column 14) 0 0 0 0 BPW2 - BPW1 (bit4 - bit3) Generated clamp pulse width control 1 <td< td=""><td>-</td><td>(bit1 — bit0)</td><td>CS2</td><td>CS1</td><td>(</td><td>Cut-off C</td><td>Offset Cu</td><td>urrent</td><td>POR</td><td>]</td></td<>	-	(bit1 — bit0)	CS2	CS1	(Cut-off C	Offset Cu	urrent	POR]
Image: bit of the second sec	•		0	0			0		0	
Image: bit is the second sec	,		0	1			50μΑ			-
BPW2 — BPW1 (bit4 — bit3) Generated clamp pulse width control BPW2 BPW1 Width POR 0 0 0.33µs			1	0			Ι00μΑ			
BPW2 BPW1 Width POR 0 0 0.33µs 0 0 1 0.66µs 0 1 0 1.00µs 0 1 1 1.33µs 0 1 1 1.5 1.5 1.5			1	1			150μΑ			
BPW2 BPW1 Width POR 0 0 0.33µs 0 0 1 0.66µs 0 1 0 1.00µs 0 1 1 1.33µs 0 1 1 1.5 1.5 1.5				<u> </u>						-
BPW2 BPW1 Width POR 0 0 0.33µs			Generate	ed clam	o pulse w	vidth con	trol			
0 1 0.66µs 1 0 1.00µs 0 1 1 1.33µs 0 To carry out this function, set the CLPS bit to " 0 " BLKP Polarity of horizontral fly back signal (bit 5) If this bit is '0', HFLB's polarity is negative, and if '1', it is positive. CLPP Polarity of clamp pulse signal (bit 6) If this bit is '0', CLP's polarity is positive, and if '1', it is negative. This bit has meaning only if the CLPS bit is set to '1'. CLPS Clamp pulse generation enable (bit 7) If this bit is '0', clamp signal is made using the HFLB signal, so there no need to supply the clamp signal. and if '1' you must supply external clamp signal. and if '1' you must supply external clamp signal. (bit2 - bit 0) (Row 15, Column 15) HS9 - HS7 (Bsters - 12 (bit2 - bit 0) (bit2 - bit 0) HS9 + HS8 HS9 HS9 HS9 HS9 HS9 HS9 HS9 HS9 HS9 <td></td> <td>(0114 — 0113)</td> <td>BPW</td> <td>V2</td> <td>BPW1</td> <td>W</td> <td>idth</td> <td>POR</td> <td>!</td> <td></td>		(0114 — 0113)	BPW	V2	BPW1	W	idth	POR	!	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			0		0	0.3	33µs			
V-AMP Control Registers - 12 (bit 2) HS9 — HS7 (bit 2) HS9 = HS7 (bit 2			0		1	0.6	66µs			
V-AMP Control Registers - 12 (bit 5) HS9 — HS7 (bit 2) Raster Color 3 to be half tone. To carry out half tone function, set the HT bit to " 1 ". V-AMP Control Registers - 12 (low 15) HS9 — HS7 (bit 2) HS9 — HS7 (bit 2) HS9 — HS7 (bit 2) Raster Color 3 to be half tone. To carry out half tone function, set the HT bit to " 1 ". V-AMP Control Registers - 12 (low 15) HS9 — HS7 (bit 2) HS9 — HS7 (bit 2) HS9 — HS7 (bit 2) Raster Color 3 to be half tone. PC 0 0 0 0 0 0 Black C 0 0 1 0 0 1 Black C 0 0 1 0 1 0 0 Green 1 1 0 1 1 0 1 0 0 Green 1			1		0	1.()0µs	0		
BLKP (bit 5)Polarity of horizontral fly back signal If this bit is '0', HFLB's polarity is negative, and if '1', it is positive.CLPP (bit 6)Polarity of clamp pulse signal If this bit is '0', CLP's polarity is positive, and if '1', it is negative. This bit has meaning only if the CLPS bit is set to '1'.CLPS (bit 7)Clamp pulse generation enable If this bit is '0', clamp signal is made using the HFLB signal, so there no need to supply the clamp signal. and if '1' you must supply external clamp signal. To carry out half tone function, set the HT bit to " 1 ".V-AMP Control (Registers - 12 (bit 2 — bit 0)HS9 — HS7 (bit2 — bit 0)HS9 — HS7 to carry out half tone function, set the HT bit to " 1 ".V-AMP Control (Row 15, Column 15)HS9 — HS7 (bit2 — bit 0)HS9 — HS7 to a number of the set of 0 in the			1		1	1.3	33µs			
BLKP (bit 5)Polarity of horizontral fly back signal If this bit is '0', HFLB's polarity is negative, and if '1', it is positive.CLPP (bit 6)Polarity of clamp pulse signal If this bit is '0', CLP's polarity is positive, and if '1', it is negative. This bit has meaning only if the CLPS bit is set to '1'.CLPS (bit 7)Clamp pulse generation enable If this bit is '0', clamp signal is made using the HFLB signal, so there no need to supply the clamp signal. and if '1' you must supply external clamp signal. To carry out half tone function, set the HT bit to " 1 ".V-AMP Control (Registers - 12 (bit 2 — bit 0)HS9 — HS7 (bit2 — bit 0)HS9 — HS7 to carry out half tone function, set the HT bit to " 1 ".V-AMP Control (Row 15, Column 15)HS9 — HS7 (bit2 — bit 0)HS9 — HS7 to a number of the set of 0 in the			To carry	out this	function	set the	CI PS bit	to " 0 "		
(bit 5)If this bit is '0', HFLB's polarity is negative, and if '1', it is positive.CLPP (bit 6)Polarity of clamp pulse signal If this bit is '0', CLP's polarity is positive, and if '1', it is negative. This bit has meaning only if the CLPS bit is set to '1'.CLPS (bit 7)Clamp pulse generation enable If this bit is '0', clamp signal is made using the HFLB signal, so there no need to supply the clamp signal. and if '1' you must supply external clamp signal. and if '1' you must supply external clamp signal.V-AMP Control Registers - 12 (bit 2 - bit 0)HS9 - HS7 (bit 2 - bit 0)HS8 - HS7 (courn out half tone function, set the HT bit to " 1 ".HS9 - HS7 (0 0 0 1 0 0 1 0 0 1BlackC (0 0 1 1 0 0 1 1PC (Color 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		BLKP	-							
(bit 6)If this bit is '0', CLP's polarity is positive, and if '1', it is negative. This bit has meaning only if the CLPS bit is set to '1'.CLPS (bit 7)Clamp pulse generation enable If this bit is '0', clamp signal is made using the HFLB signal, so there no need to supply the clamp signal. and if '1' you must supply external clamp signal.V-AMP Control Registers - 12 (Row 15, Column 15)HS9 — HS7 (bit2 — bit 0)HS9 — HS7 (bit2 — bit 0)HS9 — HS7 (bit2 — bit 0)HS9 — HS8 (D 0)HS7 D 0HS9 — HS7 (bit2 — bit 0)HS9 — HS7 (bit2 — bit 0)HS9 — HS8 (D 0)1O0O0O0O0O0O0O0O1 <td></td> <td></td> <td>-</td> <td></td> <td></td> <td>•</td> <td></td> <td>, and if '1</td> <td>l', it is positiv</td> <td>e.</td>			-			•		, and if '1	l', it is positiv	e.
This bit has meaning only if the CLPS bit is set to '1'.CLPS (bit 7)Clamp pulse generation enable If this bit is '0', clamp signal is made using the HFLB signal, so there no need to supply the clamp signal. and if '1' you must supply external clamp signal.V-AMP Control Registers - 12 (Row 15, Column 15)HS9 — HS7 (bit 2 — bit 0)HS9 — HS7 (bit 2 — bit 0)HS8 (bit 2 — bit 0)PORegisters - 12 (Row 15, Column 15)HS9 — HS7 (bit 2 — bit 0)HS8 (bit 2 — bit 0)HS9 (bit 2 — bit 0)HS9 (bit 2 — bit 0)HS8 (bit 2 — bit 0)HS9 (bit 2 — bit 0)HS8 (bit 2 — bit 0)PO(Row 15, Column 15)HS9 (bit 2 — bit 0)HS8 (bit 2 — bit 0)HS7 (bit 2 — bit 0)Raster (color 3 (bit 2 — bit 0)PO(Row 15, Column 15)HS9 (bit 2 — bit 0)HS8 (bit 2 — bit 0)HS7 (bit 2 — bit 0)Raster (color 3 (color 3 <		CLPP	Polarity	of clamp	pulse si	gnal				
CLPS (bit 7)Clamp pulse generation enable If this bit is '0', clamp signal is made using the HFLB signal, so there no need to supply the clamp signal. and if '1' you must supply external clamp signal.V-AMP Control Registers - 12 (bit2 — bit 0)HS9 — HS7 (bit2 — bit 0)HS9 — HS7 (bit2 — bit 0)HS9 — HS7 to carry out half tone function, set the HT bit to " 1 ".Image: Register s - 12 (bit2 — bit 0)HS9 — HS7 (bit2 — bit 0)HS9 — HS7 to carry out half tone function, set the HT bit to " 1 ".Image: Register s - 12 (bit2 — bit 0)HS9 — HS8 (bit2 — bit 0)HS7 To carry out half tone function, set the HT bit to " 1 ".Image: Register s - 12 (bit2 — bit 0)HS9 — HS8 (bit2 — bit 0)HS7 To carry out half tone function, set the HT bit to " 1 ".Image: Register s - 12 (bit2 — bit 0)HS9 — HS8 (bit2 — bit 0)HS7 To carry out half tone function, set the HT bit to " 1 ".Image: Register s - 12 (bit2 — bit 0)HS9 — HS8 (bit2 — bit 0)HS7 To carry out half tone function, set the HT bit to " 1 ".Image: Register s - 12 (bit2 — bit 0)HS9 — HS8 (bit2 — bit 0)HS7 To carry out half tone function, set the HT bit to " 1 ".Image: Register s - 12 (bit2 — bit 0)HS9 — HS8 (bit2 — bit 0)HS7 To carry out half tone function, set the HT bit to " 1 ".Image: Register s - 12 (bit2 — bit 0)HS9 — HS8 (bit2 — bit 0)HS7 To carry out half tone function, set the HT bit to " 1 ".Image: Register s - 12 (bit2 — bit 0)Image: Register s - 12 (bit2 — bit 0)Image: Register s - 12 (bit2 — bit 0)Image: Register s - 12 (bit2 — bit		(bit 6)			-	• •			-	
(bit 7)If this bit is '0', clamp signal is made using the HFLB signal, so there no need to supply the clamp signal. and if '1' you must supply external clamp signal.V-AMP Control Registers - 12 (bit2 — bit 0)HS9 — HS7 (bit2 — bit 0)HS9 — HS7 bits select OSD raster color 3 to be half tone. To carry out half tone function, set the HT bit to "1".Volume 15, Column 15)HS9 — HS8 (bit2 — bit 0)HS9 — HS7 (bit2 — bit 0)HS9 — HS7 bits select OSD raster color 3 to be half tone. To carry out half tone function, set the HT bit to "1".HS9 0HS8 0HS7 0OSD Color 3Raster Color 3O0000BlackO00101BlueO01011MagentaO101101Cyan							LPS bit i	s set to '	1'.	
no need to supply the clamp signal. and if '1' you must supply external clamp signal.V-AMP Control Registers - 12 (bit2 — bit 0)HS9 — HS7 (bit2 — bit 0)HS9 — HS7 bits select OSD raster color 3 to be half tone. To carry out half tone function, set the HT bit to " 1 ".HS9 HS8 0HS7 GOSD GRaster Color 3PO(bit2 — bit 0)HS9 NHS8 OHS7 OOSD GRaster Color 3PO(bit2 — bit 0)HS9 OHS8 OHS7 OOSD ORaster Color 3PO(bit2 — bit 0)00000Black OO(bit2 — bit 0)0101BlueO(bit2 — bit 0)01011Magenta(bit2 — bit 0)01011Magenta(bit2 — bit 0)01011O(Row 15, Column 15)HS9 OHS8 OHS7 OOSD ORaster Color 3PO(Bit2 — bit 0)0000000(Bit2 — bit 0)010010(Bit2 — bit 0)010010(Column 15)101011(Dit2 = bit 0)100100(Dit2 = bit 0)100100(Dit2 = bit 0)101010				-			-1	45 - 1151	Deimelar	uh aa
V-AMP Control Registers - 12 (Row 15, Column 15)HS9 — HS7 (bit2 — bit 0)HS9 — HS7 (bit2 — bit 0)HS9 — HS7 (bit2 — bit 0)HS9 — HS7 bits select OSD raster color 3 to be half tone. To carry out half tone function, set the HT bit to "1".HS9 — HS7 Color 3OSD Raster Color 3Raster Color 3PO Color 3(bit2 — bit 0)HS9HS8HS7OSDRaster Color 3PO Color 3(bit2 — bit 0)HS9HS8HS7OSDRaster Color 3PO Color 3(bit2 — bit 0)000000(bit2 — bit 0)HS9HS8HS7OSDRaster Color 3PO Color 3(bit2 — bit 0)000000(bit2 — bit 0)HS9HS8HS7OSDRaster Color 3PO Color 3(bit2 — bit 0)000000(bit2 — bit 0)HS9HS8HS7OSDRaster Color 3PO Color 3(bit2 — bit 0)001001(bit2 — bit 0)010010(bit3 — bit3001010(bit4 — bit3101101(bit4 — bit3101101(bit4 — bit4101101(bit4 — bit4101101(column 15)10		(DIT 7)							inere is	
Registers - 12 (Row 15, Column 15) (bit2 bit 0) To carry out half tone function, set the HT bit to "1". HS9 HS8 HS7 OSD Raster Color 3 PO 0 0 0 0 0 0 Blue 0 0 1 0 0 1 Blue 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 1 0					-			signal.		
(Row 15, Column 15) HS9 HS8 HS7 OSD Raster Color 3 PO 0 0 0 0 0 0 Black C 0 0 1 0 0 1 Blue C 0 1 0 1 0 1 Blue 0 1 0 1 0 1 Magenta 1 0 1 1 0 1 Cyan			HS9 — H	HS7 bits	select O	SD raste	er color 3	3 to be h	alf tone.	
Column 15) HS9 HS8 HS7 OSD Raster Color 3 PO 0 0 0 0 0 0 0 Black C 0 0 1 0 0 1 Blue C 0 1 0 1 0 1 Blue C 0 1 0 1 0 1 Magenta C 1 0 1 1 0 1 Cyan C	-	(bit2 — bit 0)	To carry	out half	tone fund	ction, se	t the HT	bit to " 1	".	
Index Index <th< th=""><th></th><th></th><th></th><th>1100</th><th>1107</th><th></th><th>OSD</th><th></th><th>Raster</th><th>DOD</th></th<>				1100	1107		OSD		Raster	DOD
0 0 1 0 0 1 Blue 0 1 0 0 1 0 Red 0 1 1 0 1 1 Magenta 1 0 0 1 0 Green 1 0 1 1 O Green			НЭЭ	H20	H57	G	R	В	Color 3	POR
0 1 0 0 1 0 Red 0 1 1 0 1 1 Magenta 1 0 0 1 0 0 Green 1 0 1 1 0 1 Cyan			0	0	0	0	0	0	Black	0
0 1 1 0 1 1 Magenta 1 0 0 1 0 0 Green 1 0 1 1 0 1 Cyan			0	0	1	0	0	1	Blue	
1 0 1 0 0 Green 1 0 1 1 0 1 Cyan			0			0				
1 0 1 1 0 1 Cyan			0						-	
			1			1				
									-	
			1	1	1	1	1	1	White	

Tabel 4. Register Description (Continued)



VIDEO AMP PART ADDRESS MAP

Register sub address (use limited to 1byte out of 2bytes)

Table 12	. Video	AMP	Part	Address	Мар
----------	---------	-----	------	---------	-----

SUB Address				Fund	ction				POR Value				
[Hex]	D7	D6	D5	D4	D3	D2	D1	D0	[Hex]				
0F03				Contras	t control				80H				
0F04		Brightness control											
0F05			SL	JB contras	st control	(R)			80H				
0F06		SUB contrast control (G)											
0F07		SUB contrast control (B)											
0F08		OSD contrast control											
0F09				Cut-off c	ontrol (R)				80H				
0F0A				Cut-off c	ontrol (G)				80H				
0F0B				Cut-off c	ontrol (B)				80H				
0F0C		Cut-off brightness control											
0F0D	SB	HS6	HS5	HS4	HS3	HS2	HS1	HT	00H				
0F0E	CLPS	CLPP	BLKP	BPW2	BPW1	-	CS2	CS1	10H				
0F0F	-	-	-	-	TST	HS9	HS8	HS7	00H				

In normal status, you must set TST bit to '0'.



Hex	B7	B6	B5	B4	B3	B2	B1	B0	Contrast (Vpp)	Gain (dB)	int. Value (Hex)
00	0	0	0	0	0	0	0	0	0	-	
80	1	0	0	0	0	0	0	0	2.85	-	0
FF	1	1	1	1	1	1	1	1	5.2	-	
	Increment/bit								0.0223		

Contrast Register (SUB ADRS: 03H) (Vin = 0.7Vpp, bright: 80H, subcont: FFH)

Brightness Register (3-ch) (SUB ADRS: 04H) (cont: 80H, subcont: 80H)

Hex	Hex B7 B6 B5 B4 B3 B2 B1 B0							B0	Brightness (Vpp)	Int. Value (Hex)
00	00 0 0 0 0 0 0 0 0					0	0.2			
80	80 1 0 0 0 0 0 0 0					0	1.5	0		
FF	FF 1						2.7			
	Increment/bit								0.01055	

SUB Contrast Register (R/G/B-ch) (SUB ADRS: 05/06/07H)

(Vin = 0.7Vpp, bright: 40H, cont: FFH)

Hex	B7	B6	B5	B4	B3	B2	B1	B0	SUB Contrast (Vpp)	Gain (dB)	Int. Value (Hex)
00	0	0	0	0	0	0	0	0		-	
80	1	0	0	0	0	0	0	0		-	0
FF	1	1	1	1	1	1	1	1		-	
	Increment/bit										

OSD Contrast Register (SUB ADRS: 08H) (VOSD = TTL, bright: 80H, subcont: 80H)

Hex	B7	B6	B5	B4	B3	B2	B1	B0	OSD Contrast	Gain	Int. Value
									(Vpp)	(dB)	(Hex)
00	0	0	0	0	0	0	0	0	0	-	
80	1	0	0	0	0	0	0	0	3.2	-	0
FF	1	1	1	1	1	1	1	1	6.4	-	
			Inc	rement	/bit		0.025				



Hex	B7	B6	B5	B4	B3	B2	B1	B0	Cut-Off Brightness (µA)	Int. Value (Hex)
00	0	0	0	0	0	0	0	0	0	
80	1	0	0	0	0	0	0	0	100	0
FF	1	1	1	1	1	1	1	1	200	
			Inc	rement	/bit		0.781			

Cut-Off Brightness Register (3-ch) (SUB ADRS: 0CH)

Cut-Off Register (R/G/B-ch) (SUB ADRS: 09/0A/0BH)

(cont = 80H, subcont: 80H)

Hex	B7	B6	B5	B4	B3	B2	B1	B0	Cut-Off EXT (µA)	Int. Value (Hex)
00	0	0	0	0	0	0	0	0	0	
80	1	0	0	0	0	0	0	0	300	0
FF	1	1	1	1	1	1	1	1	600	
			Inc	rement	:/bit		2.344			



ADDRESSING

• Display RAM Structure




Figure 12. Display RAM Structure & Monitor Display Position

Whereas 'Figure 9. Memory Map of Display Registers' showed a logical configuration, the Figure above shows a 1KByte SRAM (512×16 bit)'s practical and physical configuration. For facilitating internal calculations, addressing is done using exponents of 2, and the rows to the right of the 'Row Attribute Registers', excepting only IFF(255), are 'Virtual Registers' that are not used.

If you set 'Frame Control Register 0's 'Erase' bit to '1', 480 areas are erased (excepting only the 16th line) in the Figure above, and the 'Erasing Time' is measured with 480 areas as the standard.



ROM Fonts

S1D2502A01 provides 448 Rom fonts for displaying OSD Icons, which allows the use of multi-language OSD Icons. Font \$000 is reserved for blank data.




Figure 13. Composition of the ROM Fonts



COLORING

If you have an Intensity feature, the number of possible colors you can express becomes doubled. In other words, the number of colors you can represent with three colors blue, green, and red is 8 ($= 2^3$), but with the intensity feature, it is 16 ($= 2^4$).

Character Color

Character color is assinged for each font, and the 4 components for expressing a color are listed below.

Blue	Character & attribute register's B bit[C]
Green	Character & attribute register's G bit[B]
Red	Character & attribute register's R bit[A]
Intensity	Character & attribute register's BLINK/FINT bit[9] Row attribute register's INTE bit[D] Row attribute register's CINT bit[4] If all 3 bits are set to '1', the character intensity feature is enabled.

Raster Color

Blue	Row attribute register's RB bit[8] if the row attribute register's 'BOXE' bit is '1', and character & attribute register's 'BINV' bit[F] if BOXE' bit is '0'.
Green	Row attribute register's RG bit[7] if row attribute register's 'BOXE' Bit is '1', and character & attribute register's 'BOX1' bit[E] if 'BOXE' bit is '0'.
Red	Row attribute register's RR bit[6] if row attribute register's 'BOXE' bit is '1', and character & attribute register's 'BOX0' bit[D] if 'BOXE' bit is '0'.
Intensity	Character & attribute register's BLINK/FINT bit[9] Row attribute register's INTE bit[D] Row attribute register's RINT bit[5] If all 3 bits are set to '1', the raster intensity feature is enabled.

According to the 'BOXE' bit setting, raster color can be assigned in units of font or row. There is a trade-off in either case. If 'BOXE' Bit is set to '1', the box drawing feature can be carried out in units of font, but the raster color can only be assigned in units of row. On the other hand, if 'BOXE' bit is set to '0', the box drawing feature can't be carried out, but you can assign raster color in units of font.

Notes for When Making S1D2502A01 Fonts

Address 000h is appointed as blank data. RAM's initial values are all 0, and all bits are written as 0 when you erase the RAM, so blank data means the initial value. In other words, blank data means 'do nothing'. You don't need to write any data for the space font, except for 000h. It just needs to be an undotted area.



Other Color Effet

The row attribute register's 'BREN' bit's function is shown in the Figure below. If you set the 'BREN' bit of the row with the letter A as '0' after selecting A and B's raster color as black, the raster color black will be displayed. But if you set the 'BREN' bit of the row with the letter B as '1', the raster color black becomes invisible, so the back raster color (gray) is displayed as if it is the raster color.




Figure 14. Color Effect by BREN Bit

Color blinking is using a selective control bit in blink mode to replace normal blinking with 8 different colors appearing in order on the font's character. Color blinking only replaces normal blinking, and blink time and blink duty are still applied at the same time. Therefore, if the blink duty is not set to off, only 3 ~ 4 colors may appear according to the blink duty, instead of all 8.

SIZING/POSITIONING

Character Size

Row attribute register's HZ bit[3:2] and VZ bit[1:0] control the character's vertical and horizontal size by factors of 1/2/3/4 in units of row. VZ is correctly expressed without regard to size since the next line is just pushed down in order, but HZ decides the column that the font occupies according to the size. For example, if HZ [1:0] = 0, 1, the font doubles in the horizontal direction, and one font takes up 2 columns. Therefore, the column address must move in the same amount as the HZ for the next font to be expressed correctly. in other words, if the horizontal size is doubled and takes up 2 columns, the next font must be put 2 columns back.




Figure 15. Character Size by VZ, HZ Bits



Character Height

Whereas the purpose of VZ[1:0] (Vertical Character Height) is to adjust the character's absolute size, the purpose of CH[5:0] (Character Height) is to output a uniformly sized OSD even if the resolution changes. To express a Character Height of CH = $18 \sim CH = 63$ after receiving CH[5:0]'s input from the frame control register-1, decide on each line's repeating number (Standard Height CH = 18) and repeat the lines.

The following Figure shows two examples of a height-controlled character. height control is carried out by repeating some of the lines.




Figure 16. Character Height



Repeating line-number can be found by the following formula.

[# of the repeating lines = $2 + N \times M$], where N = 1, 2, 3, ... and M = round{14 + (CH[5:0]-18)}.

1. If CH[5:0] is greater than 32 and less than or equal to 46 (32 < CH[5:0] ≤ 46), all lines are repeated once or twice. The lines that are repeated twice are chosen by the following formula.

[# of the repeating lines = 2 + N \times M], where N = 1, 2, 3, ... and M = round {14 \leq (CH[5:0]-32)}.

2. If CH[5:0] is greater than 46 and less than or equal to 60 (46 < CH[5:0] ≤ 60), all lines are repeated two or three times. The lines that are repeated three times are chosen by the following formula.

[# of the repeating lines = 2 + N \times M], where N = 1, 2, 3, ... and M = round {14 \leq (CH[5:0]-46)}.

3. If CH[5:0] is greater than 60 and less than or equal to 64 ($60 < CH[5:0] \le 64$), all Lines are repeated three or four times. The lines that are repeated four times are chosen by the following formula.

[# of the repeating lines = 2 + N x M], where N = 1, 2, 3, ... and M = round {14 \leq (CH[5:0]-60)}.

CH's reference value is 18, and even if you input 0, it operates in the same way as when CH = 18. The repeating line-number is limited to 16. If the M value is less than or equal to 1, all lines of the standard font are repeated more than once.

Character Height	Repeating Line
CH = 18	-
CH = 19	9
CH = 20, 21	6, 13
CH = 22	5, 11, 17
CH = 23	4, 9, 14, 19
CH = 24	3, 7, 11, 15, 19, 21
CH = 25, 26, 27	3, 7, 11, 13, 15, 19, 22
CH = 28	3, 6, 9, 12, 14, 18, 20, 23, 25
CH = 29	3, 6, 9, 11, 13, 15, 18, 21, 23, 25, 26
CH = 30	3, 6, 8, 10, 12, 14, 16, 18, 20, 22, 25, 27
CH = 31	2, 5, 7, 9, 11, 13, 15, 17, 21, 23, 25, 27, 28
CH = 32, 33, 34, 35	2, 5, 7, 9, 11, 13, 15, 18, 21, 23, 25, 27, 28, 29
CH = 36	-
CH = 37	18

Table 13. Repeating Line as Controlling by CH bits



Character Height	Repeating Line (Continued)
CH = 38, 39	12, 25
CH = 40	10, 20, 30
CH = 41	8, 16, 24, 32
CH = 42	6, 12, 18, 24, 30, 36
CH = 43, 44, 45	6, 12, 18, 24, 30, 36, 41
CH = 46	4, 8, 12, 17, 21, 25, 29, 33, 37, 41
CH = 47	4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44
CH = 48	4, 8, 12, 16, 20, 23, 26, 29, 33, 37, 41, 45
CH = 49	4, 8, 12, 16, 19, 22, 25, 28, 31, 35, 39, 43, 47
CH = 50, 51, 52, 53	4, 8, 12, 15, 18, 21, 24, 27, 30, 33, 36, 40, 44, 48
CH = 54	-
CH = 55	27
CH = 56, 57	18, 36
CH = 58	14, 28, 42
CH = 59	12, 23, 34, 45
CH = 60	9, 18, 26, 34, 43, 52
CH = 61, 62, 63	8, 16, 23, 30, 37, 44, 51

Table 13. Repeating Line as Controlling by CH bits



Positioning

The frame control register-2's HP Bit [F:8] signifies delay of the horizontal display from the H-Sync reference edge to the character's 1st pixel location, and is controlled by multiplying HP [F:8]'s range value by 6. Also, VP bit[7:0] signifies the top margin height from the V-Sync reference edge, and is controlled by multiplying 4 to the VP [7:0]'s range value. Refer to the Figure shown below.




Figure 17. Frame Composition with the OSD Characters



VISUAL EFFECTS


Box Drawing

Set the row attribute register's boxe bit to '1' and enable the box feature. Then set the character & attribute register's BOX bit to select one of 4 modes. Or, use the character & attribute register's BINV bit to inverse the white and black areas of the box mode selected by the BOX bit.

BOX0 BOX1	0	1
0	BOX OFF	A
1	A	A

Figure 18. Box Drawing

The principle behind the boxing feature is shown below.



Out of the 12 horizontal dots and 18 vertical lines that make 1 character, make the first and 12th horizontal dots to HDOT0/HDOT11, and the first and 18th vertical lines to DOTLINE-0H/DOTLINE-17H in order to carry out box drawing for 1 dot outside the character.



Bordering/Shadowing

The character border and shadow can only be black. Character border is the effect where you make 1 pixel around the character, and character shadow is making 1 pixel to the right and below the character.




Figure 19. Character Bordering/Shdowing

Scrolling

Scrolling is slowly displaying or erasing a character from the top line to the bottom. This effect makes it look as if 1 character line is scrolling up or down.




Figure 20. Scrolling



Fade-In/Fade-Out

Fade-in/fade-out is displaying from the center to the outside in units of font when OSD display is on/off. Each font's display is turned on/of without regard to size, in units of (12×18) dot.

Also, to control the fade in/out time, the V_PULSE's 1/4, 1/8 clocks are used for counting. In other words, as control data, it takes 0.5sec if the frame control register - 0's 'FdeT' bit is 1, and 1sec if 0. If it is difficult to visualize the fade-in / fade-out feature with the explanation and diagrams in this document, write the control data to the OSD IC and verify the IC's operations. Like the scrolling feature, fade in/out can only be verified when OSD is enabled/disabled.




Figure 21. Fade-In/Fade-Out



PLL CONTROL

Introduction

PLL (Phase Lock Loop) is feedback controlled circuit that maintains a constant phase difference between a reference signal and an oscillator output signal.

Generally, PLL is composed as follow Figure.




Figure 22. Block Diagram of General PLL

- PFD (Phase Frequency Detector)

PFD compares the phase of the VCO output frequency, with the phase of a reference signal frequency output pulse is generated in proportion to that phase difference.

- LF (Loop Filter)

LF smooths the output pulse of the phase detector and the resulting DC component is the VCO input.

- VCO (Voltage Controlled Oscillator)

VCO is controlled by loop filter output. The output of the VCO is fed back to the phase frequency detector input for comparison which in turn controls the VCO oscillating frequency to minimize the phase difference.

- FD (Frequency Divider)

FD divides too much different frequency that is oscillated from the VCO to compare it with reference signal frequency.



• PLL of the S1D2502A01

PLL is composed of the phase detector, charge pump, VCO, and N-divider as 4 sub-blocks.





Figure 23. Block Diagram of the PLL Built in S1D2502A01

The following is the description of the input/output signals.

- HFLB (Input)

Horizontal flyback signal is refrence signal of the PLL built in S1D2502A01.

The HFLB signal's frequency range is 15 ~ 90kHz, so the PLL block must be a wide range PLL that can cover HFLB's entire frequency range.



- VCO (Input)

Error signal that passes through an external loop filter is input into VCO. Operation voltage range is 1-4V. You can raise immunity towards external noise by lowering VCO sensitivity. You can do this by making it have the maximum operation voltage range possible in the 5V power voltage.



- DOT0, 1 (Input)

Mode control signal that controls the number of dots per line in the frame control register. There are 4 modes: 320, 480, 640, and 800 dots/line.

According to your choice of mode, the OSD_PLL block's N-Divider is controlled by one of ÷320, ÷480, ÷640, or ÷800 Divider.

- HF0, 1, 2 (Input)

The horizontal Sync frequency information is received from the micro controller through the frame control registers-1's bit C-A.


- CP0, 1 (Input)

Charge Pump's output sourcing (or sinking) current control pin. This control data is received through frame control registers-1's bits E-D.

- VCO_OUT (Output)

VCO output that becomes a system clock. It is the OSD R, G, B output signal's dot frequency, and the standard signal for OSD's various timings.

Also, it is input into the N-Divider and makes a PLL loop



- CP_OUT (Output)

Charge Pump circuit's output. input into external loop filter. It becomes one of 3 states according to the standard signal input into the phase detector (HFLB) and the divider output (Div_Out).

- HFLB Div_Out is lead: Current sink
- HFLB Lag: Current source
- HFLB In-Phase: High impedence



TUNNING FACTORS OF THE S1D2502A01 PLL

• PLL External Circuit

You may follow the recommendations for PCB art work and input/output signal characteristic improvement in recommendation.

The external circuit that has the most influence on S1D2502A01 PLL block operation is pin 3 (VCO_IN) and pin 4 (CP_OUT)'s surrounding circuit. Refer to OSD PLL block.




Figure 24. PLL External Circuit

Because the PLL circuit is basically a feedback circuit, there are many components that influence the characteristics. C1, R1, R2, and R3 do not have a localized effect.

As you can see, they are connected to the PLL control bits and influence the characteristics through their complicated relationships. The main functions of the time canstant and their reference values are as follows.

Time Canstant	Recommended Value	Main Function
C1	562 (or 103, 223)	Influences the damping ratio and controls the PLL response time
R1	5.6ΚΩ(7.5ΚΩ)	Same as C1
R2	27KΩ (or 33KΩ)	Charge pump current adjustment
R3 (Option)	30MΩ (or 20MΩ)	Extend frequency range

 Table 14. Main Function of Time Constant in PLL External Circuit



PLL Control Bit

After configuring an external circuit using the recommended values, carry out programming using the recommended values for frequency range and control bits given in the Table below.

Table 15. Recommend Values of PLL Control Bit

Register Set	PLL Control Bit								
Freq. Range	CP1	CP0	FPLL	HF2	HF1	HF0	DOT1	DOT0	Hex
Below 40kHz	0	0	0	0	1	0	1	1	0B
40 - 50kHz	1	0	0	1	0	0	1	1	93
50 - 70kHz	1	0	0	1	0	1	1	1	97
Above 70kHz	1	0	0	1	1	1	1	1	9F

(Ref: 800 × 600, C1: 562, R1: 5.6K, R2: 27K, R3: 30M)

Locking Range

As you can see the figure below, it is 2.35V that measured voltage at pin-3 to optimize OSD quality. The proper voltage range is 1.5 ~ 3.25V.




Figure 25. Locking Range



HF Bits Selection

HF bits is not selecting from out of 8 (2^3) steps uniformly, but selecting the step shown in figure below. In example, at 800 mode, there are 5 steps that the frequency range is controlled by HF bits.

Table 16. HF Bits Selection

DIV	DOT1	DOT0	HF2	HF1	HF0
320	0	0			
480	0	1			
640	1	0			
800	1	1			

After fixing time constants of the external circuit and PLL control bits except HF bits, if HF bits are stepped up, the voltage measured at pin-3 drops. On the contrary, if HF bits are stepped down, the voltage rises.

The voltage measured at pin-3 don't change by changing CP bits.

External Register at pin-4

The external register at pin-4 is the factor that changes greatly at PLL tunning. The initial value of this external register value is decided as follows.

At first, the external register is replaced variable-register (about 50K Ω range).

and then, set the lowest PLL control bits at the lowest frequency allowed by set. and then, change variable-register to be 2.35V that optimum voltage is locking. and then, measure register value at this time.

also, set the highest PLL control bits at the highest frequency allowed by set.

and then, change variable-register to be 2.35V that optimum voltage is locking. and then, measure register value at this time.

You may decide the average of these two registers' value to initial value.



The table below shows that other factors change as changing external register's value.

Fixing Factor	Variable Factor	Change	Voltage	Current	Lock Range
Time constants of the external circuit	Rext	\uparrow	↑	\downarrow	\downarrow (shift)
and PLL control bits except	Next	\downarrow	\downarrow	\uparrow	↑ (shift)



RECOMMENDATION

5V Power Routing

S1D2502A01's OSD part power is composed of analog VDD and digital VDD. To eliminate clock noise influence in the digital block, you need to separate the analog VDDA and digital VDD.

(BD102 use: Refer to Application Circuit)

12V Power Routing

Because S1D2502A01 is a wideband AMP of above 150MHz, 12V power significantly affects the video characteristics. The effects from the inductance and capacitance are different for each board, and , therefore, some tuning is required to obtain the optimum performance. The output power, VCC2, must be separated from VCC1 and VCC3 using a coil, which is parallel-connected to the damping resistor. The appropriate coil value is between 20uH - 200uH. Parallel-connected a variable resistor to the coil and control its resistance to obtain the optimum video waveform.

(Moreover, BD103 can tune using a coil and variable resistor to obtain the optimum video waveform. L103, R124, BD103: Refer to application circuit)

VCC1, VCC3 12V Power

Use a 104 capacitor and large capacitor greater than 470uH for the power filter capacitor.

12V Output Stage Power VCC2

Do not use the power filter capacitor.

5V Digital Power VDD

Don't use a coil or magnetic core to the VDD input. Make the power filter capacitor, an electric capacitor of greater than 50uF, single and connect it to VSS, the digital GND.

Output Stage GND2

Care must be taken during routing because it ,as an AMP output stage GND, is an important factor of video oscillation. R/G/B clamp cap and R/G/B load resistor must be placed as close as possible to the GND2 pin. GND2 must be arranged so that it has the minimum GND loop, which at one point must be connected to the main GND.

Digital GND VSS

When this is to be connected directly to the GND2, it can cause the OSD clock noise, so the loop connection should be routed as far away as possible. If the OSD clock noise affects the screen, separate VSS GND from all GND and connect it to the main board using a bead. Again, the bead connection point should be placed as far away as possible to the GND2.

Analog Block

The PLL built in to S1D2502A01 is sensitive to noise due to the wide range PLL characteristics. Therefore, you need to isolate the analog block in the following manner. First make a separate land for the analog block (pin2 - pin6)'s ground, and connect it to the main ground through a $1M\Omega$ resistor. The analog GND of both sides of a double faced PCB must be separated from the main ground. (Separate pin 2's 5V analog GND, which is the GND for OSD PLL, from the main and digital GNDs and connect it to the main GND using about $1M\Omega$ resistor. GND for pins 2 - 6 is the No. 2 VSSA GND.)



I²C Control Line (SCL, SDA Line)

 I^2C communication noise (noise generated in the OSD display pattern when data is transmitted in the I^2C line) may be generated because of an I^2C control line that passes near the analog block. The I^2C control lines near S1D2502A01 must be separated from the analog block as much as possible.

Furthermore, the I²C bus interference can be prevented by inserting a series resistor in the line.

Horizontal Flyback Signal

Display jittering can be generated if the horizontal signal (HFLB) input to S1D2502A01 is not a clean signal.

We recommend a short path and shielded cable for obtaining a clean signal.

Generally, the input horizontal signal (HFLB) is generated by using a high voltage horizontal flyback signal. The effect from the high voltage flyback signal can be reduced by separating the R115 and R117 GND, which determines the flyback signal slice level, from the transistor GND, which generates the actual S1D2502A01 input horizontal signal. Furthermore, the flyback signal sharpness must be maintained by minimizing the values of R115, R116 and R117 resistors, which set the horizontal signal slice level. values.

(R115, R116, R117: Refer to application circuit)

HFLB Input Signal Generator

You can correct the circuit by reducing the resistors that sets the slice level of the horizontal signal in the HFLB-generating circuit.



APPLICATION BOARD CIRCUIT




Figure 26. Application Board Circuit



TYPICAL APPLICATION CIRCUIT




Figure 27. Typical Application Circuit

